Xi Lin
Design and construction of a co-planar power bus interconnect for low inductance switching
Lin, Xi; Li, Jianfeng; Johnson, Mark
Authors
Abstract
A co-planar tab-slot type of interconnect demonstrator for connecting power switching devices and DC bus capacitors has been designed and constructed, aimed at low inductance switching. The demonstrator is composed of a double-sided tab connector and a dual polarity slot. This type of interconnect eliminates the use of screw terminal connection between a power module and the DC bus as well as between the DC bus and power capacitors, thus serves to maintain a coplanar current profile throughout the power distribution path. Parasitic analysis both in impedance testing and in Finite Element simulation suggests that the inductance in the bus loop of the demonstrator is approximately half of that achieved in an equally dimensioned busbar with conventional screw terminals.
Citation
Lin, X., Li, J., & Johnson, M. (2017). Design and construction of a co-planar power bus interconnect for low inductance switching. In 2017 IEEE International Workshop On Integrated Power Packaging (IWIPP) (1-4). https://doi.org/10.1109/IWIPP.2017.7936755
Conference Name | 2017 IEEE International Workshop On Integrated Power Packaging (IWIPP) |
---|---|
Conference Location | Delft, Netherlands |
Start Date | Apr 5, 2017 |
End Date | Apr 7, 2017 |
Acceptance Date | Jan 19, 2017 |
Online Publication Date | Jun 1, 2017 |
Publication Date | 2017 |
Deposit Date | Aug 7, 2017 |
Publicly Available Date | Mar 29, 2024 |
Peer Reviewed | Peer Reviewed |
Pages | 1-4 |
Book Title | 2017 IEEE International Workshop On Integrated Power Packaging (IWIPP) |
ISBN | 978-1-5090-4279-1 |
DOI | https://doi.org/10.1109/IWIPP.2017.7936755 |
Keywords | Inductance, Multichip modules, Conductors, Plastics, Connectors |
Public URL | https://nottingham-repository.worktribe.com/output/854937 |
Publisher URL | https://doi.org/10.1109/IWIPP.2017.7936755 |
Additional Information | © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. |
Files
1017 - Design and Construction of a Co-Planar Power Bus Interconnect for Low Inductance Switching v03.pdf
(671 Kb)
PDF
You might also like
Packaging technology for a highly integrated 10kV SiC MOSFET module
(2018)
Presentation / Conference
Development of a highly integrated 10 kV SiC MOSFET power module with a direct jet impingement cooling system
(2018)
Conference Proceeding
Cost effective direct-substrate jet impingement cooling concept for power application
(2018)
Conference Proceeding
Novel silicon carbide integrated power module for EV application
(2018)
Conference Proceeding
Improved Reliability of Planar Power Interconnect With Ceramic-Based Structure
(2017)
Journal Article
Downloadable Citations
About Repository@Nottingham
Administrator e-mail: digital-library-support@nottingham.ac.uk
This application uses the following open-source libraries:
SheetJS Community Edition
Apache License Version 2.0 (http://www.apache.org/licenses/)
PDF.js
Apache License Version 2.0 (http://www.apache.org/licenses/)
Font Awesome
SIL OFL 1.1 (http://scripts.sil.org/OFL)
MIT License (http://opensource.org/licenses/mit-license.html)
CC BY 3.0 ( http://creativecommons.org/licenses/by/3.0/)
Powered by Worktribe © 2024
Advanced Search