# Predicting SiC MOSFET Behavior Under Hard-Switching, Soft-Switching, and False Turn-On Conditions

Md Rishad Ahmed, Rebecca Todd*, Senior Member, IEEE*, and Andrew J. Forsyth*, Senior Member, IEEE*

*Abstract***—Circuit-level analytical models for hardswitching, soft-switching, and** *dv/dt***-induced false turn on of SiC MOSFETs and their experimental validation are described. The models include the high-frequency parasitic components in the circuit and enable fast, accurate simulation of the switching behavior using only datasheet parameters. To increase the accuracy of models, nonlinearities in the junction capacitances of the devices are incorporated by fitting their nonlinear curves to a simple equation. The numerical solutions of the analytical models provide more accurate prediction than an LTspice simulation with a threefold reduction in the simulation time. The analytical models are evaluated at 25 °C and 125 °C. The effect of snubber capacitors on the soft-switching waveforms is explained analytically and validated experimentally, which enables the techniques to be used to evaluate future soft-switching solutions. Finally, the** *dv/dt***-induced false turn-on conditions are predicted analytically and validated experimentally. It was observed that consideration of nonlinearities in the junction capacitances ensures accurate prediction of false turn on, and that the small shoot-through current due to false turn on can increase the switching loss by 8% for an off-state gate bias of −2 V.**

*Index Terms***—***dv/dt***-induced false turn on, parasitic effect, SiC MOSFET switching analysis, shoot-through current, soft-switching, switching losses.**

#### I. INTRODUCTION

**T**RANSFORMING the device-level advances of SiC technology (lower on-state losses, lower parasitic capacitances, and potentially higher switching frequencies) into smaller and more efficient converters present numerous challenges. One of the challenges is understanding and optimizing the more rapid switching waveforms, including predicting and managing parasitic oscillations, switching losses and electromagnetic interference (EMI).

Manuscript received December 14, 2016; revised March 26, 2017 and May 12, 2017; accepted May 29, 2017. Date of publication August 9, 2017; date of current version October 9, 2017. This work was supported in part by the U.K. Engineering and Physical Sciences Research Council National Centre for Power Electronics within the "Converters Theme" [EP/K035096/1]. *(Corresponding author: Md Rishad Ahmed.)*

The authors are with the Power Conversion Group, School of Electrical and Electronic Engineering, The University of Manchester, Manchester M13 9PL, U.K. (e-mail: mdrishad.ahmed@manchester.ac.uk; rebecca. todd@manchester.ac.uk; andrew.forsyth@manchester.ac.uk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2017.2721882

To understand the SiC MOSFET static and dynamic behavior, several modeling approaches have been proposed, including semiconductor physics models [1] and behavioral models [2]– [4]. Most of the models are complex or poorly incorporate the circuit parasitic components, and so produce inaccurate circuit waveforms. Although the behavioral Spice model of [2] has a detailed model of the nonlinear Miller capacitor  $C_{gd}$ , it did not consider any parasitic inductance at the source or drain terminal. The model was extended in [3] considering the nonlinearity in all the device capacitances; however, the approximation of drain-to-source capacitance  $C_{ds}$ , during the switching transients was complex as it was considered to fall exponentially for gate–source voltages around the threshold level. Recently, another PSpice-based behavioral model of a SiC MOSFET module was reported in [4] which included a model for the nonlinear Miller capacitor,  $C_{gd}$  dependent on the physical parameters of the MOSFET, such as doping concentrations of the drift and JFET regions and the active chip area. The model also requires an estimation of the transition voltage near the knee point of the  $C_{gd} - V_{ds}$  curve to model  $C_{gd}$  accurately.

Analytical modeling of the switching transients can be a good approach to understand the switching behavior of SiC MOS-FETs [5]. The models can then be extended to incorporate circuit parasitics, soft-switching of the power devices and also false turn-on conditions. One of the key objectives of this work is to develop an analytical model to evaluate the SiC MOSFET's full switching behavior.

Although the analysis of *d*v/*dt*-induced false turn on has been widely examined for low-voltage Si MOSFETs [6]–[8], very little has been published [9] for the SiC MOSFET. Opposing views are apparent in the published literature on Si MOS-FETs with regard to the impact of common source inductance on the false turn on. Elbanhawy [6] and Black [7] suggest that common source inductance reduces the chance of false turn on, whereas Jianjing and Chung [8] suggest the opposite. Jianjing and Chung [8] give the most detailed analysis of a 80 V Si MOSFET's false turn on by including almost all the parasitic components. However, the model did not consider the nonlinear characteristics of the device capacitances which are shown in this work to be critical for determining the *d*v/*dt*-induced false turn on of SiC MOSFETs. An experimental analysis of temperature-dependent losses associated with SiC MOSFET's false turn on was presented in [9] and compared with an Si insulated gate bipolar transistor (IGBT). An analytical model

This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/



Fig. 1. (a) Equivalent circuit of DPT circuit during the active region of SiC MOSFET. (b) DPT circuit waveforms during turn on.

was also introduced to predict only the gate-to-source voltage of the MOSFET and IGBT during false turn on, again considering only fixed device capacitances. However, the losses associated with the output capacitance of the devices were not quantified; these losses can be determined from the modeling approach presented in this paper.

In this paper, Section II presents a theoretical overview of three different SiC MOSFET switching circuits. The associated waveforms establish the basis of the analytical models explained in Sections III and IV, which also show how the models can be implemented in MATLAB. Section V verifies the modeling approach for hard-switching, soft-switching and *d*v/*dt*-induced false turn-on conditions. Finally, Section VI draws conclusions.

## II. OVERVIEW OF SIC MOSFET SWITCHING

## *A. Hard-Switching*

To investigate hard-switching, the double-pulse test (DPT) circuit is used, see Fig.  $1(a)$ . The diagram includes the main circuit parasitics, such as the MOSFET common source inductance  $L_s$ , drain inductance  $L_d$ , gate lead inductance  $L_g$ , parasitic capacitances of the MOSFET  $C_{gs}$ ,  $C_{gd}$ , and  $C_{ds}$ , diode and load inductor lumped parasitic capacitance  $C_{ak}$ , and the equivalent series resistance of the power loop  $R_s$ . Fig. 1(b) shows simplified turn-on waveforms for the MOSFET, including drain-to-source voltage  $V_{ds}$ , drain current  $I_d$ , gate-to-source voltage  $V_{gs}$ , Schottky diode voltage  $V_{ak}$ , and the diode current  $I_f$ .

 $V_{gs}$  increases during  $t_0 - t_1$  in an exponential manner as the gate current charges the MOSFET input capacitances *Cgs* and  $C_{gd}$ .  $V_{gs}$  reaches the threshold level  $V_{th}$  at  $t_1$  and  $I_d$  starts to increase. At the same time, diode current  $I_f$  also starts to fall from the load current level  $I_{dd}$  and at time  $t_2$ , the current commutation between the diode and MOSFET finishes. During this subperiod,  $t_1 - t_2$ , due to the voltage drop  $V_{ls}$ , across  $L_d$  and  $L_s$ ,  $V_{ds}$  reduces from the input dc voltage  $V_{dd}$ .

At time  $t_2$ ,  $V_{ds}$  starts to fall as the voltage starts to increase across the diode parasitic capacitor  $C_{ak}$ . The MOSFET current  $I_d$  increases beyond the load current level due to the charging current of  $C_{ak}$  until  $V_{ak}$  reaches the level  $V_{dd} - V_{ls}$  at time  $t_3$ . At this point,  $V_{ds}$  reaches its on-state voltage level  $V_{ds}$ <sub>(on)</sub>.

After  $t_3$ ,  $I_d$  rises slightly then starts to reduce as the energy in the stray inductances transfers to  $C_{ak}$  in a resonant manner. This resonance continues until all the resonating energy is dissipated



Fig. 2. (a) Test circuit for soft-switching. (b) Ideal circuit waveforms.



Fig. 3. (a) Soft-switching circuit during the active region of SiC MOS-FET Q2. (b) Circuit waveforms during turn off.

by the stray resistance  $R_s$  of the circuit. Finally, the drain current is equal to the load current  $I_{dd}$ , the diode voltage  $V_{ak}$  becomes equal to the dc voltage  $V_{dd}$ , and  $V_{gs}$  is equal to the gate supply voltage *Vgg*. The switching transient at turn off follows a reverse process to that seen at turn on. The subintervals for turn off are the same as those at turn on but occur in the reverse order.

## *B. Soft-Switching*

To facilitate the soft-switching test, a different arrangement of the DPT circuit, shown in Fig. 2(a), was used where C1 and C2 are large voltage dividing capacitors. Two snubber capacitors, *Cs*<sup>1</sup> and *Cs*<sup>2</sup> are added across Q1 and Q2 to reduce the MOSFET turn-off losses and control the *d*v/*dt*. The total capacitance across the devices is therefore the sum of the snubber capacitor and the device output capacitances. The capacitances are charged and discharged in a lossless manner as Q1 and Q2 turn off [see Fig.  $2(b)$ ]. During the turn-off instant of the device under test (DUT)  $Q_2$ ,  $C_{s1}$  and  $C_{s2}$  slow down the voltage transient to reduce the turn-off losses. Energy is stored in *Cs*<sup>2</sup> whilst  $C_{s1}$  is discharged. The energy stored by  $C_{s2}$  is recovered into the conversion process when Q1 turns off.

Fig.  $3(a)$  shows the soft-switching circuit during the turn off of the DUT, Q2. Here,  $I_{c1}$  and  $I_{c2}$  are the currents flowing through the snubber capacitors  $C_{s1}$  and  $C_{s2}$ , respectively. The turn-off waveforms are shown in Fig. 3(b).

The gate-to-source voltage  $V_{gs}$  decreases during  $t'_0 - t'_1$  in an exponential manner as the gate current discharges the MOSFET input capacitances  $C_{gs}$  and  $C_{gd}$ .  $V_{gs}$  reaches the Miller level



Fig. 4. (a) Equivalent circuit of the DPT during false turn on of Q2 while Q1 turns on. (b) DPT waveforms.

 $V_{\text{mil}}$  at  $t'_1$ ,  $V_{ds}$  starts to increase, and  $I_d$  starts to decrease. Due to the snubber capacitors,  $V_{ds}$  increases gradually while  $I_d$  falls, reaching zero at  $t_2$  as  $V_{gs}$  reaches its threshold level,  $V_{th}$ . In this subperiod,  $I_{dd}$  commutates to the snubber capacitors.

During the subperiod  $t'_2 - t'_3$ ,  $I_{dd}$  is shared equally by the two snubber branches. Due to the parasitic inductance in the current paths, both *Ic*<sup>1</sup> and *Ic*<sup>2</sup> will be oscillatory. Toward the end of the  $t'_2 - t'_3$  subperiod,  $V_{ds}$  will reach  $V_{dd}$  and the upper device will start to conduct  $(I_{d1})$  terminating the snubber branch currents. After  $t_3$ , the circuit capacitances and inductances will continue to resonate until a steady state is reached when the upper device current  $I_{d1}$  equals the load current  $I_{dd}$ ,  $I_{c1}$  and  $I_{c2}$  become zero, and  $V_{gs}$  equals the negative bias level of  $V_{ggl}$ .

## *C. d*v/*dt-Induced False Turn On*

To investigate the *d*v/*dt*-induced false turn on, the DPT circuit in Section II-B was used with some minor modifications. In Fig. 2, the inductor L was connected to the ground, the snubber capacitors were removed, and the DUT was held off by setting a negative gate bias on Q2. A single pulse was applied to the gate of Q1 and as the device turned on a high *d*v/*dt* was imposed across Q2 which created a displacement current through the output capacitors of Q2. Depending on the speed at which Q1 turns on, the gate resistance of Q2,  $R_{g2}$ , the negative gate bias,  $V_{ggl}$ , and the stray inductances associated with Q2, a false turn on of Q2 could happen if the induced gate-to-source voltage *Vgs*<sup>2</sup> exceeds the threshold level. The presence of the load inductor ensures that the initial voltage across Q2 is zero, although the inductor current remains virtually zero due to its large inductance (460  $\mu$ H) and the component is neglected in the analysis. It was assumed that the effect of inductor current on the *d*v/*dt* is negligible compared with the effect of gate resistances and device capacitances and the validity of this assumption was confirmed by the experimental measurements in Section V. Also, the current sensed at the source of Q2 by the shunt resistance *R*shunt will include the displacement current through the output capacitor of Q2 and its channel current if false turn on happens.

The false turn-on process is explained in Fig. 4 using the equivalent circuit in Fig. 4(a). During  $t''_0 - t''_1$ , Q1 remains turned off as  $V_{gs} < V_{th}$ . At  $t''_1$ , the current starts to flow in the channel of Q1 as well as in the drain of  $Q_2(I_d)$ , while the output capacitance of Q1 discharges and the output capacitance of Q2 is charged. The induced voltage across  $L_{s2}$  initially reduces  $V_{gs2}$ , but  $V_{gs2}$ then increases due to the Miller current flowing through  $R_{g2}$ . If  $V_{gs2}$  crosses the threshold level, Q2 turns on and  $I_d$  increases. At  $t_2''$ , Q1 becomes fully on and  $V_{ds2}$  reaches the dc voltage  $V_{dd}$ , and the *d*v/*dt* across Q2 starts to decrease. During the rest of subperiod  $t''_2 - t''_3$  *V<sub>gs2</sub>* gradually decreases to *V<sub>ggl</sub>*, while the oscillations in  $V_{ds2}$  and  $I_d$  are damped by the resistance of the circuit *Rs*.

# III. MODELING OF SIC MOSFET HARD-SWITCHING TRANSIENTS

Modeling the SiC MOSFET turn-on and turn-off transients requires the solution of four equivalent circuits corresponding to the four distinct stages of each transient. The modeling approach is similar to the published Si-MOSFET analytical models [10], [11], but the difference is the incorporation of the major circuit parasitic components in all of the transient stages. Also, no assumptions are used in the model to predict the voltage transitions between the equivalent circuits. The "ode45" differential equation solver was used in MATLAB to solve the state equations for each subperiod. The final values from one subperiod form the initial conditions for the next sub-period.

The equivalent circuits for the turn-on and turn-off transient states are shown in Fig. 5. Here,  $L_d$  is the sum of the inductances of the MOSFET drain lead *L*<sub>drain</sub>, printed circuit board (PCB) current paths  $L_{\text{pcb}}$ , diode leads  $L_{\text{lead}}$ , and current shunt resistor  $L_{shunt}$ . Four state variables,  $V_{gs}$ ,  $V_{ds}$ ,  $I_d$ , and  $I_d$  (rate of change of drain current)*,* were considered and were solved using four state-space equations. A step gate pulse from  $V_{gg}$  to  $V_{gg}$  was used to initiate the turn-on transient. The other two inputs were the supply voltage  $V_{dd}$  and load current  $I_{dd}$ . The four subperiods during the turn-on transient correspond to 1) turn-on delay, 2) drain current rise, 3) drain-to-source voltage fall, and 4) ringing stages. The gate inductance  $L_g$  was neglected because it is small (around one fourth) compared with the power loop inductance  $L_d + L_s$ , and the validity of this assumption was confirmed by the experimental measurements in Section V.

# *A. Turn-On Model*

A step gate pulse from  $V_{ggl}$  to  $V_{gg}$  initiates turn on which drives the solution of the turn-on transient model ( $V_{gel} < 0$ ).

*1) Subperiod 1* ( $t_0 - t_1$ ) (Turn-On Delay): After the gate pulse is applied, the gate current charges the MOSFET input capacitors  $C_{gs}$  and  $C_{gd}$ . The MOSFET stays off until  $V_{gs}$  reaches  $V_{th}$  and the load current,  $I_{dd}$  circulates through the Schottky diode. The drain current is zero and the drain-to-source voltage is equal to the dc-link voltage  $V_{dd}$  in this subperiod. From  $(1)$ – $(3)$ , shown below, the state equations  $(4)$  and  $(5)$ , also shown below, for this subperiod can be found, where  $I_d = 0$ and  $C_{\text{iss}} = C_{gs} + C_{gd}$ . After solving state equations (4) and (5) in MATLAB using  $V_{g,in} = V_{gg}$  and the initial conditions,  $V_{gs}(0) = V_{ggl}$  and  $I_g(0) = 0$ ,  $V_{gs}$  and  $I_g$  for this subperiod can be found. The turn-on delay,  $t_1 - t_0$ , is the time required for  $V_{gs}$ 



Fig. 5. Equivalent circuits for turn on and turn off sub-periods corresponding to the hard-switching DPT circuit.

to reach  $V_{th}$  from  $V_{ggl}$ 

$$
R_g I_g = V_{g\text{-in}} - V_{gs} - L_s \frac{dI_d}{dt} - L_s \frac{dI_g}{dt} \tag{1}
$$

$$
I_g = C_{gs} \frac{dV_{gs}}{dt} + C_{gd} \frac{dV_{gd}}{dt}
$$
 (2)

$$
V_{gs} = V_{gd} + V_{ds} \tag{3}
$$

$$
\frac{dV_{gs}}{dt} = \frac{I_g}{C_{\text{iss}}} \tag{4}
$$

$$
\frac{dI_g}{dt} = -\frac{V_{gs}}{L_s} - \frac{R_g I_g}{L_s} + \frac{V_{g\text{in}}}{L_s}.
$$
\n<sup>(5)</sup>

*2) Subperiod 2 (* $t_1 - t_2$ *) (Current Rise Time):* The current commutation between the diode and MOSFET happens in this stage. As the MOSFET is in the saturation region its channel current will be directly proportional to  $(V_{gs} - V_{th})$ .  $V_{ds}$  decreases in this stage because of the *di*/*dt*-induced voltages across *Ls* and  $L_d$  as shown in the following equation:

$$
V_{ds} = V_{dd} - (L_s + L_d) \frac{dI_d}{dt} - R_s I_d.
$$
 (6)

The drain current can be found by combining the channel current with the MOSFET output capacitance current as shown in the following equation, where  $C_{\text{oss}} = C_{ds} + C_{gd}$ :

$$
I_d = g_m(V_{gs} - V_{th}) + C_{\text{oss}} \frac{dV_{ds}}{dt}
$$
 (7)

To simplify the model, the impact of the gate current  $I_g$  on the common source inductance  $L<sub>s</sub>$  was neglected assuming  $I<sub>g</sub>$ is much smaller than the drain current  $I_d$ 

$$
R_g I_g = V_{g\text{-in}} - V_{gs} - L_s \frac{dI_d}{dt}.\tag{8}
$$

The state equations (A1) for this subperiod are derived using (2), (3), and (6)–(8) and are shown in the Appendix. The current rise time,  $t_2 - t_1$  is the time required for  $V_{gs}$  to reach  $V_{\text{mil}}$  from  $V_{th}$ , where  $V_{\text{mil}} = I_{dd}/g_m + V_{th}$  and  $g_m$  is the transconductance of the MOSFET. The drain current will reach the load current level at the end of this subperiod.

*3) Subperiod 3 (* $t_2 - t_3$ *) (Voltage Fall Time):* The voltage *Vak* across the Schottky diode capacitance *Cak* is expressed as  $(9)$ , shown below, and  $V_{ds}$  can be expressed as  $(10)$ , also shown below, for this subperiod. The state equations (A2) for this subperiod are derived using  $(2)$ ,  $(3)$ , and  $(7)$ – $(10)$  and are shown in the Appendix. The voltage fall time  $t_3 - t_2$  is the time required for  $V_{ds}$  to reach  $V_{ds}(\text{on})$  from  $V_{ds}(t_2)$ 

$$
\frac{dV_{ak}}{dt} = \frac{1}{C_{ak}}(I_d - I_{dd})\tag{9}
$$

$$
V_{ds} = V_{dd} - (L_s + L_d) \frac{dI_d}{dt} - V_{ak} - R_s I_d.
$$
 (10)

*4) Subperiod 4 (t*<sub>3</sub>  $- t_4$ ) (*Ringing Period*): As the MOSFET is now in the ohmic region, the drain current can be expressed as (11), shown below. The state equations (A3) for this subperiod, derived using  $(2)$ ,  $(3)$ , and  $(8)$ – $(11)$ , are shown in the Appendix. High-frequency parasitic inductances are considered in this subperiod as well as shown in (10). The time for this subperiod  $t_4 - t_3$  is approximated by the time required for  $V_{gs}$ to reach  $V_{gg}$  from  $V_{gs}$  ( $t_3$ )

$$
I_d = \frac{V_{ds}}{R_{ds}} + C_{\text{oss}} \frac{dV_{ds}}{dt}.
$$
 (11)

## *B. Model Implementation*

Fig. 6 shows a summary of the turn-on solution process in MATLAB. The state equations are solved using the parameters and parasitic values shown in Table I (see Section IV-C). When solving (A2) for subperiod 3, the nonlinearities in junction capacitances were considered. These voltage-dependent parasitic capacitances of the MOSFET ( $C_{gd}$ ,  $C_{iss}$ , and  $C_{oss}$ ) and the Schottky diode  $(C_{ak})$  were modeled by fitting their datasheet curves to (12), shown below, which is based on the equation typically used for low-voltage silicon MOSFETs [10].  $C_{0v}$  and  $C_{hv}$  are the low-voltage and high-voltage capacitance values used to calculate the curve fitting coefficients *x* and  $C_j$ . The  $C_{hv}$  term was included in (12) to achieve acceptable fitting of the variable capacitance curve over the wide voltage range of the 1200 V SiC MOSFETs

$$
C = \frac{1}{\frac{1}{C_{0v}} + \frac{V^x}{C_j}} + C_{hv}.
$$
 (12)





Fig. 6. Flow chart of turn-on solution process.

The linear state equations (A2) were solved in a loop with the junction capacitance values being updated after every ten time steps until  $V_{ds}$  reached  $V_{ds}$ <sub>(on)</sub>. Then, (A3) was solved for subperiod 4, using the low-voltage junction capacitance values, until  $V_{gs}$  reached  $V_{gg}$  when the simulation finally ends.

Datasheet values of the devices' capacitances [12]–[14] were compared with the fitted model, (12) in Fig. 7 for a SiC MOSFET, C2M0080120D and two SiC Schottky diodes, Cree C4D10120D and ROHM SCS230KE2. Fig. 7 shows that the variation of the devices' capacitances is well captured. The program updates the capacitor values around 100 times during a 600 V, 20 A switching transient which was judged to provide a good balance between accuracy and speed of simulation.

# *C. Turn-Off Model*

A gate voltage transition from  $V_{gg}$  to  $V_{ggl}$  initiates the turn-off sequence. The four turn-off subperiods (see Fig. 5) are identical

TABLE I PARAMETERS AND PARASITIC VALUES

Section	Parameter	Value	Parameter	Value	
Power circuit	$V_{dd}$	600V	$I_{dd}$	$8 - 20A$	
	$R_{\text{shunt}}(DC)$	$10 \text{ m}\Omega$	$L_{\rm pcb}$	$20$ nH	
	$R_{\text{shunt}}$ (100 MHz)	53 m $\Omega$	$C_L$ (100 MHz)	$6.5$ pF	
	$R_{\rm pcb}$ (100 MHz)	$100 \text{ m}\Omega$	$R_L$ (100 MHz)	$16.8 \Omega$	
	$R_{\text{leads}}$ (100 MHz)	$70 \text{ m}\Omega$	$L_{\text{shunt}}$	8nH	
Gate drive	$V_{gg}$	20 V	$V_{ggl}$	$-4V$	
circuit	$R_g$	11.27 $\Omega$ (including $R_{eint} = 4.6 \Omega$ )			
<b>SiC MOSFET</b>	$R_{ds}$ (25 °C)	$80 \text{ m}\Omega$	$g_m$ (25 °C)	8.1 S	
C2M0080120D	$L_{s}$	$10.5$ nH	$L_{\text{drain}}$	$7.5\,\mathrm{nH}$	
	$R_{ds}$ (125 °C)	$130 \text{ m}\Omega$	$g_m$ (125 °C)	7.9 S	
Snubber circuit	$C_{s1}, C_{s2}$	$1 \text{ nF}$			
Cree Diode,	$L_{\text{lead}}$	$12.5$ nH	$V_F$	0.93 V	
C <sub>4</sub> D <sub>10120</sub> D	$R_d$ (25 °C)	$10 \text{ m}\Omega$			
ROHM Diode,	$L_{\text{lead}}$	12.5 nH	$V_F$	0.95V	
SCS230KE2	$R_d$ (25 °C)	$15 \text{ m}\Omega$			



Fig. 7. Datasheet capacitances of the C2M0080120D MOSFET and Schottky diodes and the nonlinear model.

to the turn-on subperiods but occur in reverse order. The state equations can be derived in a similar manner. After the negative gate pulse is applied, the MOSFET input capacitors  $C_{gs}$ and  $C_{gd}$  begin to discharge. Equations (4) and (5) are the state equations for the subperiod 1 (turn-off delay) and the state variables can be solved using  $V_{g,in} = V_{ggl}$  and the initial conditions,  $V_{gs}(0) = V_{gg}$  and  $I_g(0) = 0$ . The state equations for subperiods 2 and 3 will be exactly the same as the corresponding turnon equations, (A2) and (A1), respectively. In subperiod 4, the MOSFET is in the cut-off region and the MOSFET output capacitor *C*oss resonates with the stray inductances of the circuit. The drain current can be expressed as (13), shown below. The state equations (A4) for this subperiod are derived using (2), (3), (6), (8), and (13) and are shown in the Appendix

$$
I_d = C_{\text{oss}} \frac{dV_{ds}}{dt}.
$$
 (13)

# IV. MODELING OF SIC MOSFET SOFT-SWITCHING AND *d*v/*dt*-INDUCED FALSE TURN ON

# *A. Soft-Switching*

To model the soft-switching transient, only the turn-off transient of the lower device (DUT) in Fig. 2(a) was analyzed because this transient also corresponds to turn on of the upper device. The equations modeling soft-switching can be derived from Fig. 3. Similar to hard-switching, the soft-switching model is based on the solution of four distinct stages of the transient 1) turn-off delay, 2) drain current fall, 3) drain-tosource voltage rise, and 4) ringing periods. Two additional state variables, snubber capacitor current  $I_{c2}$ , and its rate of change  $\dot{I}_{c2}$  were used in addition to the other four state variables  $V_{gs}$ ,  $V_{ds}$ ,  $I_d$ , and  $I_d$ . The resulting state-space equations were solved sequentially.

*Subperiod 1'*  $(t'_0 - t'_1)$  *(Turn-off delay):* This is exactly the same as the turn-off delay subperiod of the hard-switching model.

*Subperiod 2'*  $(t'_1 - t'_2)$  *(Current fall period):* The system of state equations (A5) for this subperiod can be formed from (2), (3), (7), (8), and (14)–(17), shown below. Here,  $V_{s1}$  and  $V_{s2}$  are the voltages across the snubber capacitors.  $t'_{2} - t'_{1}$  is the time required for  $V_{gs}$  to reach  $V_{th}$  from  $V_{\text{mil}}$ 

$$
V_{ds} = V_{dd} - V_{s1} - (R_s + R_{\text{leads}})I_d - R_s I_{c2} - (L_s + L_d) \frac{dI_d}{dt}
$$

$$
-L_{sh}\frac{d}{dt}\left(I_d+I_{c2}\right) \tag{14}
$$

$$
\frac{dV_{s1}}{dt} = \frac{1}{C_{s1}}(I_d + I_{c2} - I_{dd})
$$
\n(15)

$$
\frac{dV_{s2}}{dt} = \frac{I_{c2}}{C_{s2}}\tag{16}
$$

$$
V_{s1} + V_{s2} = V_{dd} - R_s(I_d + I_{c2}) - L_{sh}\frac{d}{dt}(I_d + I_{c2}).
$$
 (17)

*Subperiod 3'*  $(t'_2 - t'_3)$  *(Voltage rise period):* The state equations  $(A6)$  for this subperiod are derived using  $(2)$ ,  $(3)$ ,  $(8)$ ,  $(13)$ , and (14)–(17).  $t'_3 - t'_2$  is the time required for  $V_{s1}$  to reach zero from  $V_{s1}(t'_2)$ .

*Sub-period 4'*  $(t'_3 - t'_4)$  *(Ringing period):* Because the diode on-state resistance  $R_d$  was considered, one additional state variable  $V_{s1}$  has to be solved in this subperiod. The state equations (A7) are derived using (2), (3), (8), (13), (14), and (16)–(18), shown below.  $t_4' - t_3'$  is approximated by the time required for  $V_{gs}$  to reach  $V_{ggl}$  from  $V_{gs}$  ( $t_3$ )

$$
\frac{dV_{s1}}{dt} = \frac{1}{C_{s1}} \left( I_d + I_{c2} - \frac{V_{s1} + V_F}{R_d} - I_{dd} \right). \tag{18}
$$



Fig. 8. Experimental setup for DPT tests.

## *B. d*v/*dt-Induced False Turn On*

The equations modeling the *d*v/*dt*-induced false turn on can be derived from Fig. 4. In this case, there are three subperiods: 1) turn-on delay, 2) voltage and current transitions, and 3) ringing period. The upper MOSFET Q1 is modeled in the same way as in the turn-on transient in Section III-A except now the voltage and current transitions happen simultaneously and the load current,  $I_{dd} = 0$ . Apart from the four state variables  $V_{gs}$ ,  $V_{ds}$ ,  $I_d$ , and  $I_d$ associated with Q1 another additional state variable, the gate-tosource voltage of Q2 *Vgs*<sup>2</sup> is added to the model to determine the false turn on of Q2. The state equations for subperiod  $t''_0 - t''_1$ are exactly same as those for subperiod  $t_0 - t_1$  of the hardswitching model with  $V_{gs2}$  fixed at  $V_{ggl}$ . For the second and third subperiods, the state equations (A8) and (A9), shown in the Appendix, are derived from Fig.  $4(a)$  assuming Q2 remains in the off state. Circuit equations  $(2)$ ,  $(3)$ , and  $(7)$ – $(11)$  of the previously described hard-switching model in Section III-A are used to derive (A8) and (A9). When solving (A8), all the device parasitic capacitances are modeled by fitting their nonlinear curves to (12) as explained in Section III-B.

## *C. Numerical Solution of Analytical Model*

The analytical models were solved in MATLAB using datasheet information for  $R_{ds}$ ,  $g_m$ ,  $R_d$ ,  $V_F$ , package inductances and device capacitances [12]–[14], and measured values from the PCB layout; see Table I. The power circuit parasitic values were measured using a precision impedance analyzer, Agilent 4294A. The resistance of the power loop,  $R_s$  is the sum of the ac resistances of current shunt resistor *R*shunt, PCB current paths  $R_{\text{PCB}}$ , MOSFET and diode resistances ( $R_{ds}$ ,  $R_{d}$ , and  $R_{\text{leads}}$ ). The interwinding parasitic capacitance of the load inductor, *CL* and its high-frequency ac resistance, *RL* were included in the model in the ringing subperiods.

## V. SIMULATION AND EXPERIMENTAL RESULTS

A 600 V, 20 A DPT circuit shown in Fig. 8 was considered. A Cree SiC MOSFET gate driver circuit, CRD-001 was used. T&M Research's high-bandwidth (2 GHz) current shunt resistor, SDN-414-01 was used to measure the source current.



Fig. 9. Measured, predicted, and Spice simulation results with Cree C4D10120D diode 600 V, 20 A at  $T_i = 25$  °C, (a) turn on and (b) turn off.



Fig. 10. Measured, predicted, and Spice simulation results with ROHM SCS230KE2 diode 600 V, 20 A at  $T_i = 25$  °C, (a) turn on and (b) turn off.

LeCroy high-voltage high-bandwidth passive probes, PPE2KV (400 MHz) and PP008 (500 MHz) were used to measure *Vds* and *Vgs*, respectively. A de-skew calibration test was performed in the Teledyne LeCroy 400 MHz Wave Runner 44Xi-A oscilloscope to compensate the different propagation delays between  $V_{ds}$  and  $I_d$ . The connection of the load inductor can be changed to enable hard-switching, soft-switching, and false turn-on tests to be performed using the same circuit for fair comparison.

The DPT circuits were also simulated in LTspice using the manufacturers' Spice models of the SiC MOSFET (C2M0080120D library beta version) and Schottky diodes (C4D10120D-11/2014 version and SCS230KE2-02/2013 version). A time step of 0.01 ns was selected for both the numerical calculation of the model and the LTspice simulation as the SiC MOSFET switching transient times are around tens of ns.

# *A. Hard-Switching*

Experimental, calculated, and LTspice simulation transients for hard-switching operation at 600 V 20 A are shown in Figs. 9 and 10 for two different Schottky diodes when the junction temperature of the MOSFET  $(T_i)$  was around 25 °C. The  $V_{ds}$  and *Vgs* waveforms include the voltages across the device package inductances and resistances. The experimental  $dV_{ds}/dt$  was 31  $kV/\mu s$  at turn on and 46 kV/ $\mu s$  at turn off. The experimental  $di/dt$  was 1.5 kA/ $\mu$ s at turn on and 1.1 kA/ $\mu$ s at turn off. In both figures, the calculated and LTspice simulated voltage and current transients showed a good match with the experimental

TABLE II SWITCHING LOSS COMPARISON 25 °C OPERATION

Conditions	State	Loss $(\mu J)$				
		Experiment	Analytical	LTspice	Fixed Cap	
600 V 20 A	Turn on	236	225	228	265	
with Cree	Turn off	117	120	130	251	
C4D10120D	Total	353	345	358	516	
$600 \text{ V } 20 \text{ A}$	Turn on	234	232	302	263	
with ROHM	Turn off	126	116	104	252	
<b>SCS230KE2</b>	Total	360	348	406	515	
600 V 13 A	Turn on	115	123	128	145	
with Cree	Turn off	54	49	59	137	
C <sub>4</sub> D <sub>10</sub> 120D	Total	169	172	187	282	
600 V 13 A	Turn on	125	128	184	143	
with ROHM	Turn off	55	48	43	140	
SCS230KE2	Total	180	176	227	283	

results. The *Vds* and *Ids* waveforms are first multiplied to get  $P_{\text{on}}$  and  $P_{\text{off}}$  and then integrated to calculate the switching energy losses. The losses from the experiments are summarized in Table II. It is evident that compared to the LTspice models the analytical models gave a better switching loss estimation (less than 10% error in most cases). The maximum errors from the analytical models were around 13% for individual losses and around 3% for the total switching losses. However, the maximum errors from the LTspice simulations were around 47% for individual losses and around 26% for the total switching losses (with the ROHM diode). The maximum errors from the LTspice simulations with the Cree diode were around 11% for both the individual losses and the total switching losses. The DPT circuit was also tested using higher and lower gate resistances and lower supply voltages; the percentage errors in the predicted switching losses were found to be similar to those in Figs. 9 and 10.

Both experimental and LTspice turn-off losses include the energy stored in the device output capacitance and other circuit stray capacitances, which eventually is dissipated during the turn-on transient. Ideally, this loss should be part of the turn-on loss, however due to practical limitations, it is almost impossible to measure the MOSFET channel current. Therefore, this loss is normally considered to be a part of the turn-off loss. The analytical model enables the actual turn-on and turn-off losses to be calculated from the modeled channel current of the MOSFET and *Vds*.

The analytical modeling results considering constant device capacitances as assumed for Si MOSFETs in [10] and [11] have a very poor correlation with the experimental results. Using the SiC MOSFET datasheet [12],  $C_{gd}$  was calculated from the Miller charge  $Q_{gd}$  assuming linear drain-to-source voltage transitions and *C*oss was calculated from the *C*oss stored energy. Diode capacitances *Cak* were calculated using the total capacitive charge from their respective datasheets [13], [14]. The results are omitted in Figs. 9 and 10 for clarity, but the switching losses are listed in Table II which showed as high as 154% error in estimating the individual losses and 69% error in the total switching losses.

The advantage of the proposed analytical model over the LTspice model is a three times reduction in calculation time, a



Fig. 11. Measured, predicted, and Spice simulation results with the Cree C4D10120D diode 600 V, 20 A at  $T_j = 125$  °C, (a) turn on and (b) turn off.



Fig. 12. Measured, predicted, and Spice simulation of turn on and turn off energy loss for different currents at  $T_i = 25$  °C and 125 °C,  $V_{dd} =$ 600 V.

single turn-on transient takes 0.6 s to complete on an Intel Core i7 3.4 GHz computer. Therefore, the model has the potential to be used in a design optimization program, where increasing the speed of the simulation is one of the key challenges because of the numerous iterations within the program. Also the effect of temperature on the switching transients can be evaluated easily by changing the temperature-dependent parameters in Table I. However, the modeling of ringing in the different waveforms is still limited in both the analytical and LTspice models as it can be seen that the measured results are more oscillatory than the predictions (see Figs. 9 and 10). Additional parasitic elements such as drain-to-gate external parasitic capacitance and accurate approximation of the high-frequency ac inductance of the power loop may need to be considered for better modeling of the ringing.

Experimental, calculated, and LTspice simulation transients and switching energy losses for hard switching operation with the Cree diode at higher MOSFET junction temperature  $T_i =$ 125 °C are shown in Figs. 11 and 12. Fig. 11 compares the calculated and LTspice simulation transients with the experiment transients for high-temperature DPT operation at 600 V, 20 A. The temperature-dependent parameters  $V_{th}$ ,  $g_m$ , and  $R_{ds}$ were updated in the analytical model and the manufacturers' high-temperature Spice model of the SiC MOSFET was used in LTspice. Fig. 12 compares the calculated and LTspice simulated switching energy losses with the experimental losses for a wide



Fig. 13. Measured, predicted, and Spice simulation results for softswitching turn off 600 V at 25 °C: (a) 13 A and (b) 20 A.

range of load currents (8 to 20 A) at both  $T_j = 25$  °C and 125 °C with  $V_{dd}$  fixed at 600 V.

From both Figs. 11 and 12, it is clear that the calculated and LTspice simulated transients and switching energy losses show an excellent match with the experimental results. As expected, the turn-on losses are reduced and the turn-off losses are increased with the higher junction temperature (consistent with the MOSFET datasheet [12]). In most cases, errors from the analytical models were less than 10% and from the LTspice models were less than 13% (similar to the 25 °C results). However, the modeling of the ringing becomes more challenging at higher temperature. Comparing the  $I_d$  waveforms at turn off between Figs.  $11(b)$  and  $9(b)$  it is clear that the turn-off oscillation is more heavily damped, which was attributed to the increased MOSFET-lead resistances at higher temperature.

## *B. Soft-Switching*

The DPT circuit was tested in the soft-switching configuration using identical SiC MOSFETs as used in the hard-switching tests as the upper and lower leg devices. Fig. 13 shows experimental, analytical, and simulation results of soft-switching at 600 V, 13 A, and 20 A. Comparing Fig. 13(b) with Fig. 9, the snubber circuit has reduced both the *d*v/*dt* by a factor of seven and the frequency of oscillations by a factor of three. Here, the analytical model predicts much more ringing in the  $V_{gs}$  waveforms which is attributed to the high-frequency ac resistance of the upper MOSFET-connections (Q1), which needs to be predicted more accurately to enable a better match.

The analytical model also enables the calculation of the small turn-off loss of 4 and 10  $\mu$ J for 13 and 20 A operations, respectively, by separating the MOSFET drain current  $I_d$  from the shunt resistor current  $I_d + I_{c2}$ . The turn-on losses will be approximately zero as the MOSFET turns on with zero voltage across it because of its body diode conduction. Therefore, for 20 A soft-switching operation, around 92% of the hardswitching energy was saved during turn off making the total softswitching loss reduction 97% compared to the hard-switching conditions.

## *C. d*v/*dt-Induced False Turn On*

The test circuit was operated with two Cree SiC MOS-FETs in the phase leg to investigate false turn on at different



Fig. 14. (a) Q2's false turn on, 11.27  $\Omega$  gate resistance for both MOS-FETs ( $V_{ggl} = -2 \text{ V}$ ). (b) False turn on by reducing  $V_{ggl}$  ( $R_{g1} = 34.6 \,\Omega$  and  $R_{g2} = 24.6 \,\Omega$ ) and loss calculation.



Fig. 15. Predicted false turn-on zones from the model  $(R_{g1} = 11.27 \Omega)$ . (a) Variable capacitance model and (b) fixed capacitance model.

conditions by changing the gate resistances and negative gatebias voltages. The analytical model accurately predicted the false turn-on conditions by calculating the voltage across the gate-to-source capacitance (*Cgs*2) of the lower MOSFET during the turn-on transient of the upper device. Fig. 14(a) shows the experimental and analytical results for the lower MOSFET (Q2), while the upper MOSFET (Q1) turns on at 600 V with a speed of 40 kV/ $\mu$ s causing false turn on of the bottom device. The experimental *Vgs*<sup>2</sup> does not give an accurate indication of false turn on as it consists of voltages across the internal gate resistance  $(R<sub>gint</sub>)$  of the MOSFET, common source inductance  $(L<sub>s2</sub>)$  and  $C<sub>gs2</sub>$ .

Fig. 14(a) also shows that analytical results considering constant device capacitances, as assumed in [8] and [9], have a poor correlation with the experimental results. This again confirms the importance of including the nonlinearity in the device capacitances. To check the efficacy of the modeling approach, two specific gate resistances were selected for the upper and lower MOSFET, 34.6 and 24.6  $\Omega$ , respectively. Now the negative gate bias, *Vggl* was changed gradually to find a voltage, where *Vgs*2, the gate–source voltage of the lower MOSFET crosses the threshold level. It was found that for a negative gate bias of 1.2 V false turn on happens for the lower MOSFET [see Fig. 14(b)]. Analytical modeling also predicts a similar value for  $V_{gel}$  during the false turn on of the lower MOSFET.

The analytical modeling results considering nonlinear and constant device capacitances are again compared in Figs. 15 and 16. Considering the upper MOSFET turning on at 600 V with a gate resistance  $(R<sub>g1</sub>)$  of 11.27  $\Omega$ , Fig. 15 shows the combinations of lower MOSFET gate resistance  $R_{g2}$  (varied from 4.6 to 30  $\Omega$ ) and *V<sub>ggl</sub>* (varied from 0 to −8 V) which cause false turn on of the lower MOSFET. In one analytical model, the MOSFET device capacitances were nonlinear [see Fig. 15(a)],



Fig. 16. Predicted false turn-on zones from the model  $(R_{g1} = R_{g2})$ . (a) Variable capacitance model and (b) fixed capacitance model.

and in the other model, the MOSFET device capacitances were taken as average values [see Fig.  $15(b)$ ]. It is clear that when  $V_{ggl}$  is between  $-2.5$  and  $-8$  V, the fixed capacitance-based model gives inaccurate prediction of false turn on. Also in the nonlinear capacitance-based model, the chance of shoot-through reduces with the increased  $R_{g2}$  because the high common source inductance  $L_{s2}$  is dominating the shoot-through mechanism [8]. Fig. 16 shows a similar analysis when both of the gate resistances are equal,  $R_{g1} = R_{g2}$ . Comparing Fig. 16(a) with Fig. 16(b), when  $V_{ggl}$  is between  $-1.7$  and  $-8$  V, the fixed capacitancebased model gives inaccurate prediction of false turn on.

The shoot-through current due to false turn on increases the switching loss of the bottom and top devices by around 20 and  $7 \mu$ J, respectively, because of the increased device current. However,  $27 \mu J$  of energy is stored in the bottom device and the circuit parasitic capacitances [see Fig. 14(b)]. Ideally, this energy should not be considered as *d*v/*dt*-induced loss as it is part of total stored capacitive energy in the device and circuit parasitic capacitances. The total *d*v/*dt*-induced loss was the same (27  $\mu$ J) as for the experiment in Fig. 14(a) which makes the additional loss 8% of the total switching loss of the MOSFET (considering 600 V, 20 A operation with the Cree diode and assuming false turn-on loss is independent of the load current).

#### VI. CONCLUSION

The analytical model presented in the paper, and validated experimentally can be used to enable rapid and accurate evaluation of circuit waveforms, device switching losses, and *d*v/*dt*induced false turn-on events. The analytical model uses only datasheet parameters so the impact on circuit operation and switching losses of SiC MOSFETs or diodes at different temperatures with different snubber capacitor values and circuit parasitics can be evaluated. In comparison with the established Si-MOSFET analytical models, this paper showed how those models must be enhanced and refined in order to represent accurately the behavior of SiC MOSFETs.

The paper also described the analytical and experimental evaluation of the impact of soft-switching on the MOSFET switching loss, *d*v/*dt* and parasitic ringing, which provides an understanding of the benefits of soft-switching in very high-speed SiC circuits. The switching loss was reduced by 97% with softswitching along with an 86% reduction in *d*v/*dt* during the switching transients, which is likely to reduce significantly the EMI signature and unwanted parasitic events such as *d*v/*dt*induced false turn on. These improvements suggest that the use of soft-switching techniques in high-speed SiC MOSFET-based converters could offer significant performance benefits.

It was shown that false turn on can increase switching energy loss of the MOSFET but not as significantly as reported in some recent papers. For example, in the results reported here, almost half of the switching energy losses associated with the false turn on of the devices is actually the stored capacitive energy in the device and circuit parasitic capacitances—conventionally, it was included in the total false turn-on-related losses.

Finally, it was shown that to predict the SiC MOSFET's switching behavior accurately, it is important to model the nonlinear device capacitances. If these capacitances are assumed fixed, inaccurate circuit waveforms will result and there will be serious errors in the estimation of losses, and shoot-through events. Therefore, it is recommended that the Spice model of a SiC MOSFET or Schottky diode should include a good model of device capacitances for better prediction of its behavior.

#### **APPENDIX**

$$
\begin{bmatrix}\n\dot{V}_{gs} \\
\dot{V}_{ds} \\
\dot{I}_{d} \\
\dot{I}_{d}\n\end{bmatrix} = \begin{bmatrix}\n-(a1 + a2) a3 & a4 & 0 \\
-b1 & 0 & b2 & 0 \\
0 & 0 & 0 & 1 \\
d1 & 0 & -d2 & -d3\n\end{bmatrix} \begin{bmatrix}\nV_{gs} \\
V_{ds} \\
I_{d}\n\end{bmatrix} + \begin{bmatrix}\nu^{11} + u^{2} + u^{3} \\
v^{11} \\
0 \\
-v^{11}\n\end{bmatrix}
$$
\n(A1)  
\n
$$
\begin{bmatrix}\n\dot{V}_{gs} \\
\dot{V}_{ds} \\
\dot{I}_{d}\n\end{bmatrix} = \begin{bmatrix}\n-(a1 + a2) 0 & a4 & -a5 \\
-b1 & 0 & b2 & 0 \\
0 & 0 & 0 & 1 \\
d1 & 0 & -d4 & -d3\n\end{bmatrix} \begin{bmatrix}\nV_{gs} \\
V_{ds} \\
I_{d}\n\end{bmatrix} + \begin{bmatrix}\nu^{11} + u^{2} \\
v^{11} \\
0 \\
w^{2} - w^{11}\n\end{bmatrix}
$$
\n(A2)  
\n
$$
\begin{bmatrix}\n\dot{V}_{gs} \\
\dot{V}_{ds} \\
\dot{I}_{d}\n\end{bmatrix} = \begin{bmatrix}\n-a1 & -a4/R_{ds} & a4 & -a5 \\
-b2/R_{ds} & 0 & b2 & 0 \\
0 & d2/R_{ds} & -(d2 + d5) & -d3\n\end{bmatrix}
$$
\n
$$
\times \begin{bmatrix}\nV_{gs} \\
V_{ds} \\
I_{d}\n\end{bmatrix} + \begin{bmatrix}\nu^{11} \\
0 \\
0 \\
w^{2}\n\end{bmatrix}
$$
\n(A3)  
\n
$$
\begin{bmatrix}\n\dot{V}_{gs} \\
V_{ds} \\
I_{d}\n\end{bmatrix} = \begin{bmatrix}\n-a1 & 0 & a4 & -a5 \\
0 & 0 & b2 & 0 \\
0 & 0 & 0 & 1 \\
0 & 0 & 0 & 1\n\end{bmatrix} \begin{bmatrix}\nV_{gs} \\
V_{ds} \\
I_{d}\n\end{bmatrix} + \begin{bmatrix}\nu^{11} \\
0 \\
0 \\
0 \\
1\end{bmatrix}
$$
\n(A4)

 $-d3$ 

−(*a*1 + *a*2) 0 *a*4 −*a*50 0 −*b*1 0 *b*20 0 0 0 00 1 0 0 *d*1 0 −*d*2 −*d*6 *d*7 0 0 00 0 0 1 −*d*1 0 *f* 1 *f* 2 − *f* 3 − *f* 4

 $\mathbf{L}$ 

 $\dot{I}_d$ 

 $\overline{\phantom{a}}$ 

 $\boldsymbol{0}$ 

⎤  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$ 

$$
\begin{bmatrix}\n\dot{V}_{gs} \\
\dot{V}_{ds} \\
\dot{l}_{d} \\
\dot{l}_{d} \\
\dot{l}_{e2}\n\end{bmatrix} = \begin{bmatrix}\n-a1 & 0 & a4 & -a5 & 0 & 0 \\
0 & 0 & b2 & 0 & 0 & 0 \\
0 & 0 & -a2 & a6 & -a7 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0\n\end{bmatrix} \begin{bmatrix}\nV_{gs} \\
I_{a} \\
I_{b} \\
I_{c2}\n\end{bmatrix} = \begin{bmatrix}\n-a1 & 0 & a4 & -a5 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & -a2 & a6 & -a7 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 1\n\end{bmatrix} \begin{bmatrix}\nV_{gs} \\
I_{a} \\
I_{b} \\
I_{c2}\n\end{bmatrix} = \begin{bmatrix}\nv_{gs} \\
V_{ds} \\
V_{ds} \\
V_{ds} \\
V_{c1}\n\end{bmatrix} = \begin{bmatrix}\n-a1 & 0 & a4 & -a5 & 0 & 0 & 0 \\
0 & 0 & b2 & 0 & 0 & 0 & 0 \\
0 & 0 & -a2 & a6 & -a7 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0
$$

 $\ddot{I}_d$ 

 $\dot{V}_{ds}$  $\dot{I}_d$  $\ddot{I}_d$  $\dot{I}_{c2}$  $\ddot{I}_{c2}$ 

⎤

 $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$ 

=

 $\int \dot{V}_{gs}$ 

 $\mathsf{I}$  $\mathsf{I}$  $\mathbf{I}$  $\vert$  $\mathsf{I}$  $\mathsf{I}$  $\mathsf{I}$  $\mathsf{I}$  $\mathbf{L}$   $\mathbf{L}$ 

⎡  $\mathsf{I}$  $\mathsf{I}$  $\mathbf{I}$  $\vert$  $\mathsf{I}$  $\mathsf{I}$  $\mathsf{I}$  $\mathsf{I}$  $\mathbf{L}$  0 0 −*d*2 −*d*3

$$
\times \begin{bmatrix} V_{gs} \\ V_{ds} \\ I_d \\ \dot{I}_d \\ V_{gs2} \end{bmatrix} + \begin{bmatrix} u1 \\ 0 \\ 0 \\ 0 \\ u4 \end{bmatrix}
$$
 (A9)

where  $a1 = 1/(R_g C_{\text{iss}})$ ,  $a2 = g_m C_{gd}/(C_{\text{iss}} C_{\text{oss}})$ ,  $a3 = L_s/$  $(R_g C_{\text{iss}} L_{sd})$ ,  $a4 = C_{gd}/(C_{\text{iss}} C_{\text{oss}})$ ,  $a5 = L_s/(R_g C_{\text{iss}})$ ,  $a6 =$  $1/(R_{g2}C_{\text{iss2}})$ ,  $a7 = C_{gd2}/(C_{\text{iss2}}C_{\text{oss2}})$ ,  $a8 = L_{s2}/(R_{g2}C_{\text{iss2}})$ ,  $b1 = g_m/C_{oss}, \quad b2 = 1/C_{oss}, \quad d1 = g_m/(C_{oss}L_{sd}), \quad d2 =$  $1/(C_{oss} L_{sd})$ ,  $d3 = R_s/L_{sd}$ ,  $d4 = (C_{ak} + C_{oss})/(C_{ak} C_{oss} L_{sd})$ ,  $d5 = 1/(C_{ak}L_{sd})$ ,  $d6 = R_{\text{leads}}/L_{sd}$ ,  $d7 = 1/(C_{s2}L_{sd})$ ,  $d8 = 1/$  $(C_{oss2}L_{sd})$ ,  $f1 = 1/(C_{oss}L_{sd}) - 1/(L_{sh}C_{s1})$ ,  $f2 = R_{leads}/L_{sd}$  $R_s/L_{sh}$ ,  $f3 = L_{e1}/C_{s2} + 1/(L_{sh}C_{s1})$ ,  $f4 = R_s/L_{sh}$ ,  $f5 =$  $1/(R_d L_{sh} C_{s1}), g1 = 1/C_{s1}, g2 = 1/(C_{s1} R_d)$ 

 $L_{sd} = L_s + L_d$ ,  $L_{sh} = L_{shunt} + L_{pcb} + L_{lead}$ ,  $L_{el} = (L_{sh} + L_{sh})$  $L_{sd}$  )/( $L_{sh} L_{sd}$ ),  $u1 = V_{g,in}/(R_g C_{iss})$ ,  $u2 = g_m V_{th} C_{gd}/(C_{iss})$  $(C_{\text{oss}})$ ,  $u3 = (R_s L_s - V_{dd} L_s)/(R_g C_{\text{iss}} L_{sd})$ ,  $u4 = V_{ggl}/(R_{g2})$  $C_{\text{iss2}}$ ),  $v1 = g_m V_{th}/C_{\text{oss}}$ ,  $w1 = g_m V_{th}/(C_{\text{oss}} L_{sd})$ ,  $w2 =$  $I_{dd}/(C_{ak}L_{sd})$ ,  $y1 = I_{dd}/(C_{s1}L_{sh})$ ,  $y2 = V_F/(R_dC_{s1}L_{sh})$ ,  $z1 =$  $I_{dd}/C_{s1} + V_F/(R_dC_{s1}).$ 

#### **REFERENCES**

- [1] M. Mudholkar, S. Ahmed, M. N. Ericson, S. S. Frank, C. L. Britton, and H. A. Mantooth, "Datasheet driven silicon carbide power MOSFET model," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2220–2228, May 2014.
- [2] W. Jun, Z. Tiefu, L. Jun, R. Callanan, F. Husna, and A. Agarwal, "Characterization, modeling, and application of 10-kV SiC MOSFET," *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 1798–1806, Aug. 2008.
- [3] K. Chen, Z. Zhao, L. Yuan, T. Lu, and F. He, "The impact of nonlinear junction capacitance on switching transient and its modeling for SiC MOSFET," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 333–338, Feb. 2015.
- [4] P. Tu et al., "An accurate subcircuit Model of SiC half bridge module for switching loss optimization," in *Proc. IEEE Energy Convers. Congress Expo.*, Sep. 2016, pp. 3840–3848.
- [5] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Analysis of SiC MOSFETs under hard and soft-switching," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2015, pp. 2231–2238.
- [6] A. Elbanhawy, "Limiting cross-conduction current in synchronous buck converter designs," Fairchild Semiconductor, San Jose, CA, USA, Application Note AN-7019, 2005.
- [7] A. G. Black, "Impact of source inductance on synchronous buck regulator FET shoot through performance," in *Proc. IEEE Power Elec. Spec. Conf.*, 2007, pp. 981–986.
- [8] W. Jianjing and H. S. H. Chung, "Impact of parasitic elements on the spurious triggering pulse in synchronous buck converter," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6672–6685, Dec. 2014.
- [9] S. Jahdi, O. Alatise, J. A. O. Gonzalez, R. Bonyadi, L. Ran, and P. Mawby, "Temperature and switching rate dependence of crosstalk in Si-IGBT and SiC power modules," *IEEE Trans. Ind. Electron.*, vol. 63, no. 2, pp. 849–863, Feb. 2016.
- [10] R. Yuancheng, X. Ming, J. Zhou, and F. C. Lee, "Analytical loss model of power MOSFET," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 310–319, Mar. 2006.
- [11] J. Wang, H. S. H. Chung, and R. T. H. Li, "Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance," *IEEE Trans. Power Electron.,* vol. 28, no. 1, pp. 573–590, Jan. 2013.
- [12] Wolfspeed, "C2M0080120D silicon carbide power MOSFET C2M MOS-FET technology," Product Datasheet Rev. C, Cree Inc., ed., Durham, NC, USA, 2015.
- [13] Wolfspeed, "C4D10120D silicon carbide Schottky diode," Product Datasheet, Rev. F,Cree Inc., ed., Durham, NC, USA, 2014.
- [14] ROHM, "SCS230KE2 SiC Schottky Barrier Diode," Product Datasheet Rev. B, ROHM Co., ed., Kyoto, Japan, 2015.



**Md Rishad Ahmed** received the B.Sc. degree in electrical and electronics engineering from the Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, in 2011 and the M.Sc. degree in electrical energy conversion systems (with distinction) in 2013 from the University of Manchester, Manchester, U.K., where he has been working toward the Ph.D. degree in power electronics.

His research interests include wideband-gap devices and high-frequency dc/dc converters.



**Rebecca Todd** (M'08–SM'12) received the M.Eng. degree in electrical engineering from The University of Manchester Institute of Science and Technology, Manchester, U.K., in 2001 and the Eng.D. degree in electrical machine control from The University of Manchester in 2006.

Since 2010, she has been a Lecturer with The University of Manchester. Her research interests include advanced control methods and converter design for energy storage systems.



**Andrew J. Forsyth** (M'98–SM'07) received the B.Sc. (Eng.) degree in electrical engineering from Imperial College, London, U.K., in 1981 and the Ph.D. degree in power electronics from the University of Cambridge, Cambridge, U.K., in 1987.

Since 2004, he has been a Professor of power electronics in the School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K. His research interests include high-frequency converters, mag-

netic components, aerospace, and electric-vehicle applications.