A Wide Input-Voltage Range Quasi-Z Source Boost DC-DC Converter with High Voltage-Gain for Fuel Cell Vehicles

Yun Zhang, Member, IEEE, Chuanzhi Fu, Mark Sumner, Senior Member, IEEE, and Ping Wang

Abstract—A quasi-Z-source Boost DC-DC converter which uses a switched-capacitor is proposed for fuel cell vehicles. The topology can obtain a high voltage gain with a wide input-voltage range, and requires only a low voltage stress across each of the components. The performance of the proposed converter is compared with other converters which use Z-source networks. A scaled-down 400V/400W prototype is developed to validate the proposed technology. The respective variation in the output voltage is avoided when the wide variation in the input voltage happens, due to the PI controller in the voltage loop, and a maximum efficiency of 95.13% is measured.

Index Terms—Boost DC-DC converter, Quasi-Z source, switched-capacitor, voltage PI controller, voltage stress, wide range of voltage-gain.

I. INTRODUCTION

There is an urgent need to develop clean energy technologies for improving the environment and addressing the challenges to energy usage due to the increasing penetration and renewables and the need to reduce fossil fuel consumption. This is becoming increasingly problematic as the number of automobiles continues to increase worldwide, which also contributes to rising air pollution. Recently, the development of vehicles powered by clean energies has been increasing and their numbers are growing as a percentage of total transportation. Fuel cell vehicles are an important contributor to these clean energy vehicles and have been applied widely in practice as they have high density current output, clean electricity generation, and high efficiency operating characteristics [1], [2]. However, unlike batteries that have a fairly constant output voltage, the fuel cell output voltage drops quickly with an increase of output current [3]-[6]. Therefore, it has to be interfaced to the high voltage DC link bus of the inverter through a step-up DC-DC converter with a wide range of voltage-gain [2].

The isolated step-up DC-DC converter can achieve a high voltage-gain easily. However, the energy of the transformer

leakage inductance may produce high voltage stress, increase the switching losses and cause serious electromagnetic interference (EMI) [7]. Therefore, a non-isolated step-up DC-DC converter is often more desirable to reduce the cost, reduce the volume of the converter and improve the conversion efficiency. The commonest non-isolated step-up DC-DC converters is the conventional Boost DC-DC converter. The structure of the converter is simple: only one power switch. The theoretical duty cycle of the power switch can be adjusted from 0 to 1, so the voltage gain can be infinite [8], [9]. However, due to the presence of parasitic elements in the circuit, the voltage gain is limited [10], [11]. In addition, the voltage stress of the power switch is as large as the output voltage, and this demands a high-voltage-rated power switch when the output voltage is high.

In view of the problems described, many solutions have been presented to this challenge. A hybrid Boost three-level DC-DC converter with a high voltage-gain was proposed as a power interface between the low voltage photovoltaic (PV) arrays and the high voltage DC bus for the PV generation system, to reduce the voltage stress and match the voltage levels [12]. Although the desirable voltage stress and the voltage-gain are obtained, the non-common grounds appear between the input and output sides, which may limit its applications. A DC-DC converter with a high voltage-gain and reduced switch stress was proposed for fuel system in [13]. But, a complex three-winding coupled inductor is needed, and the switch surge voltage may be caused due to the leakage inductor. Based on diode-capacitor voltage multipliers, a DC-DC converter can obtain a high voltage-gain and reduced voltage stress [14]. However, a decrease in the output voltage will be caused due to the presence of the internal voltage drop, when the number of the multipliers increases. In another way, Z source and quasi-Z source networks have been employed with the Boost DC-DC converters [15]-[18], and the voltage-gain of these converters can be increased up to 1/(1-2d), where d is the duty cycle of the power switch. However, a limitation in the voltage-gain of these converters with Z source and quasi-Z source networks has been found in high voltage-gain applications. In order to improve the voltage-gain of the Boost DC-DC converters with the Z source network further, a hybridization of the Z source converter has been proposed in [19] and [20]. Alternatively, a combination of a quasi-Z source network and a switched-inductor has been proposed in [21], as well as a combination of the quasi-Z source network and a coupled-inductor in [22]. However, they still have drawbacks, such as circuit complexity, increased volume, higher cost, and reduced efficiency. The switched-capacitor

Manuscript received February 8, 2017; revised April 1, 2017, June 8, 2017, and July 29, 2017; accepted August 9, 2017. This work was supported in part by the National Natural Science Foundation of China under Grant 51577130, and in part by the Research Program of Application Foundation and Advanced Technology of Tianjin China under Grant 15JCQNJC03900.

Y. Zhang, C. Fu, and P. Wang are with the School of Electrical and Information Engineering, Tianjin University, Nankai, Tianjin, China (e-mail: zhangy@tju.edu.cn; fumyuniversity@163.com; pingw@tju.edu.cn).

M. Sumner is with the Department of Electrical and Electronic Engineering, University of Nottingham, Nottingham, England, U.K (e-mail: mark.sumner@nottingham.ac.uk).

circuit was studied in [23] and [24], and it can achieve flexible voltage regulation by combination with other DC-DC converters [25]-[28]. A Z source DC-DC converter with a cascaded switched-capacitor has been presented in [29], which can improve the voltage-gain of the Z source Boost DC-DC converter by using the voltage multiplier function of the switched-capacitor. However, compared with the quasi-Z source network, this converter may induce additional maintenance safety issues for fuel cell vehicles, due to the penalty of the discontinuous input current and non-common grounds between the input voltage source side and the load side.

In this paper, a quasi-Z source Boost DC-DC converter with a switched-capacitor is proposed for improving the voltage-gain and reducing the voltage stress across the components. This paper is organized as follows: In *Section II*, the configuration and operating principles of the proposed converter are analyzed in detail. The parameter design and dynamic modeling are presented in *Section III*. In *Section IV*, the detailed application of the proposed converter for fuel cell vehicles is addressed. In *Section V*, experimental results are presented to validate the features of the proposed converter.

II. OPERATING PRINCIPLES OF THE PROPOSED CONVERTER

A. Configuration of the proposed converter

In order to improve the voltage-gain and reduce the voltage stress across the power semiconductors for the step-up DC-DC converter, two quasi-Z source converters are combined with the structure of input-parallel and output-series, as shown in Fig. 1(a). However, this combined topology really requires one more quasi-Z source network and one more active power switch. Therefore, the deduced and simplified topology can be obtained as shown in Fig. 1(b), in which the combined topology can share the common quasi-Z source network and the active power switch Q_1 . In addition, the voltage difference across the grounds between the input and output sides in Fig. 1(b), is nearly the constant voltage across capacitor C_3 . So it is better to deduce this topology to be an absolute common ground one. With the equivalent combination of the switched-capacitor networks, a proposed quasi-Z source step-up DC-DC converter with a high voltage-gain, a low voltage stress, and a common ground, is obtained as shown in Fig. 1(c).





Fig. 1 Configuration of the proposed converter. (a) Combined interleaved topology with input-parallel and output-series. (b) Deduced and simplified topology. (c) Proposed converter.

The input voltage source of the converter is comprised of the fuel cell voltage source U_{in} and the reversed blocking diode D_1 . The quasi-Z source network is comprised of " L_1 - D_2 - L_2 - C_1 - C_2 ". And the switched-capacitor network is comprised of C_3 - D_4 , C_4 - D_5 and C_5 - D_3 .

B. Analysis of operating states

According to the switching states of the power switch Q, there are two states for the proposed converter: S=1 and S=0 (Assuming that T is the switching period, d is the duty cycle of the power switch Q, and $d \times T$ is the interval of S=1). Fig. 2 shows the current flow of the proposed converter in the two switching states. Fig. 3 shows the key operating waveforms of the proposed converter over a switching period.



Fig. 2 Two operating states of the proposed converter. (a) S=1. (b) S=0.

1) **S=1**: The equivalent circuit of the proposed converter in the switching state S=1 is shown in Fig. 2(a). According to the key operating waveforms of the proposed converter shown in Fig. 3, *Q* is turned on, while diodes D_2 , D_3 , and D_5 are turned off. The input voltage source U_{in} and the capacitor C_2 transfer energy to the inductor L_1 through the diode D_1 and the power switch *Q*. C_1 transfers the energy to L_2 through *Q*. Capacitor C_5 transfers energy to C_3 through D_4 and Q, meanwhile C_5 and C_4 in series provide the energy for the load.

2) **S=0**: The equivalent circuit of the proposed converter in the switching state S=0 is shown in Fig. 2(b). According to the key operating waveforms of the proposed converter shown in Fig. 3, Q is turned off, while D_2 , D_3 , and D_5 are turned on. U_{in} and L_1 transfer energy to C_1 through D_1 and D_2 . L_2 transfers energy to C_2 through D_2 . U_{in} , L_1 , and L_2 transfer energy to C_5 through D_1 , D_2 and D_3 . At the same time, U_{in} , L_1 , L_2 and C_3 in series transfer energy to C_4 and C_5 in series and the load, through D_1 , D_2 and D_5 .



C. Voltage-gain

It is assumed the forward voltage drops and the on-state resistance of all power semiconductors and the parasitic parameters are ignored, and the capacitance of capacitors and the inductance of inductors in the topology are large enough. The capacitor voltages across C_1 , C_2 , C_3 , C_4 and C_5 are U_{C1} , U_{C2} , U_{C3} , U_{C4} and U_{C5} respectively, the inductor voltages across L_1 and L_2 are U_{L10n} and U_{L20n} when the power switch Q is turned on, and the inductor voltages across L_1 and L_2 are U_{L10ff} and U_{L20ff} when Q is turned off.

By applying Kirchhoff's Voltage Laws (KVL) to Fig. 2(a) and (b), the following equations can be derived for S=1 and S=0, respectively. S=1:

$$\begin{cases} U_{\text{Llon}} = U_{\text{in}} + U_{\text{C2}} \\ U_{\text{L2on}} = U_{\text{C1}} \\ U_{\text{C3}} = U_{\text{C5}} \\ U_{\text{O}} = U_{\text{C4}} + U_{\text{C5}} \end{cases}$$
(1)

$$\begin{cases} U_{\text{Lloff}} = U_{\text{in}} - U_{\text{Cl}} \\ U_{\text{Lloff}} = U_{\text{in}} - U_{\text{O}} + U_{\text{C2}} + U_{\text{C3}} \\ U_{\text{L2off}} = -U_{\text{C2}} \\ U_{\text{C3}} = U_{\text{C4}} \end{cases}$$
(2)

By applying the voltage-second balance principle to the inductors L_1 and L_2 in the continuous current mode, (3) can be obtained as:

$$U_{\text{Llon}} \times dT + U_{\text{Lloff}} \times (1-d)T = 0$$

$$U_{\text{L2on}} \times dT + U_{\text{L2off}} \times (1-d)T = 0$$
(3)

From (1)-(3), (4) can be obtained as:

$$\begin{cases} U_{C1} = \frac{1-d}{1-2d} U_{in} \\ U_{C2} = \frac{d}{1-2d} U_{in} \\ U_{C3} = U_{C4} = U_{C5} = U_0/2 \\ U_0 = \frac{2}{1-2d} U_{in} \end{cases}$$
(4)

Thus, the voltage-gain M of the proposed converter can be expressed as (5)

$$M = \frac{2}{1 - 2d} \tag{5}$$

where 0<d<0.5.

D. Analysis of voltage stress

1) Voltage stress across capacitors

The capacitor voltages can be expressed as (6) in terms of (4)

$$\begin{cases} U_{c1} = \frac{1-d}{2} U_{o} \\ U_{c2} = \frac{d}{2} U_{o} \\ U_{c3} = U_{c4} = U_{c5} = U_{o}/2 \end{cases}$$
(6)

In terms of (6), the sum of the voltage stresses across C_1 and C_2 is $U_0/2$, and the voltage stresses across C_3 - C_5 are all $U_0/2$.

2) Voltage stress across power semiconductors

According to Fig. 2(a), when Q is turned on, D_2 , D_3 and D_5 are turned off. The reverse voltage across D_2 is equal to the sum of the voltages across C_1 and C_2 , which is $U_0/2$. The reverse voltage across D_3 is equal to the voltage across C_5 , which is also $U_0/2$. The reverse voltage across D_5 is equal to the voltage across C_4 , namely $U_0/2$. As seen in Fig. 2(b), when the power switch Q is turned off, D_4 is turned off. The voltage across Q is equal to the voltage across D_5 , which is $U_0/2$. The reverse voltage across D_4 is equal to the voltage across Q is equal to the voltage across Q is equal to the voltage across Q is equal to the voltage across D_4 is equal to the voltage across C_3 , which is $U_0/2$. The reverse voltage across D_4 is equal to the voltage across C_3 , which is $U_0/2$ too. In addition, (7) can be written as

$$U_{\rm C5} = U_{\rm C1} + U_{\rm C2} \tag{7}$$

By means of (7), the capacitor voltage U_{C5} across C_5 directly depends on the sum of U_{C1} and U_{C2} , which is clamped at $U_0/2$, as well as the capacitor voltages across C_3 and C_4 . So the voltages across the output capacitors C_4 and C_5 have the characteristic of self-balance.

S=0:

From the analysis above, the voltage stress across all power semiconductors (except D_1 , which is still turned on) in the proposed topology are half the output voltage. This feature is beneficial to reduce the conduction losses by selecting low rated-voltage power semiconductors, which have lower on-state resistance or lower forward voltage drops.

E. Analysis of current stress

The output load current is I_0 , the average inductor currents of the inductors L_1 and L_2 are I_{L1} and I_{L2} , respectively. The average currents through capacitors C_1 , C_2 , C_3 , C_4 and C_5 are I_{C10n} , I_{C20n} , I_{C30n} , I_{C40n} and I_{C50n} , when the power switch Q is turned on, and I_{C10ff} , I_{C20ff} , I_{C30ff} , I_{C40ff} and I_{C50ff} , respectively, when Q is turned off. Then (8) and (9) can be obtained as:

S=1:

$$\begin{cases} I_{C1\text{on}} = -I_{L2} \\ I_{C2\text{on}} = -I_{L1} \\ I_{C4\text{on}} = -I_{o} \\ I_{C5\text{on}} = -(-I_{C4\text{on}} + I_{C3\text{on}}) \end{cases}$$
(8)

S=0:

$$\begin{cases} I_{Cloff} = I_{C2off} + I_{L1} - I_{L2} \\ I_{C3off} = -I_{C4off} - I_{out} \\ I_{C5off} = I_{L1} - I_{out} - I_{Cloff} \end{cases}$$
(9)

By applying the ampere-second balance principle to capacitors C_1 , C_2 , C_3 , C_4 and C_5 in the continuous current mode, (10) can be obtained as

$$\begin{cases} I_{C1on} \times dT + I_{C1off} \times (1-d)T = 0 \\ I_{C2on} \times dT + I_{C2off} \times (1-d)T = 0 \\ I_{C3on} \times dT + I_{C3off} \times (1-d)T = 0 \\ I_{C4on} \times dT + I_{C4off} \times (1-d)T = 0 \\ I_{C5on} \times dT + I_{C5off} \times (1-d)T = 0 \end{cases}$$
(10)

Assuming that the input power is equal to the output power, i.e. $U_{in} \times I_{in=} U_O \times I_o$. By means of (5), the relationship between the output load current I_o and the average input current I_{in} can be written as

$$I_{\rm in} = \frac{2}{1 - 2d} I_{\rm o} \tag{11}$$

In terms of (8)-(11), the average inductor currents and the average capacitor currents can be derived as (12) to (17)

$$I_{L1} = I_{L2} = I_{in} = \frac{2}{1 - 2d} I_o$$
(12)

$$\begin{bmatrix}
I_{C1on} = -\frac{2I_o}{1-2d} \\
I_{C1off} = \frac{2dI_o}{(1-2d)(1-d)}
\end{bmatrix}$$
(13)

$$\begin{cases} I_{\rm C2on} = -\frac{2I_{\rm o}}{1-2d} \\ I_{\rm C2off} = \frac{2dI_{\rm o}}{(1-2d)(1-d)} \end{cases}$$
(14)

$$I_{\rm C3on} = \frac{1}{d} I_{\circ}$$

$$I_{\rm C3off} = \frac{-1}{1-d} I_{\circ}$$
(15)

$$I_{C4on} = -I_{o}$$

$$I_{C4off} = \frac{d}{1-d}I_{o}$$
(16)

$$\begin{cases} I_{\rm CSon} = -\frac{d+1}{d}I_{\rm o} \\ I_{\rm CSoff} = \frac{1+d}{1-d}I_{\rm o} \end{cases}$$
(17)

According to Fig. 2(a), the currents flow through D_4 and Q, when Q is turned on. Then the current stress I_Q of the power switch Q and the current stress I_{D4} of the diode D_4 can be described by means of (12), (15) and (17) as follows:

$$I_{\rm Q} = I_{\rm L1} + I_{\rm L2} + I_{\rm C3on} = \frac{1+2d}{d(1-2d)} I_{\rm o}$$
(18)

$$I_{\rm D4} = -I_{\rm C5on} = \frac{d+1}{d}I_{\rm o}$$
(19)

Similarly, the currents flow through D_2 , D_3 and D_5 when the power switch Q is turned off, according to Fig. 2(b). Then the current stress of diode D_2 can be obtained in terms of (12) and (14) as:

$$I_{\rm D2} = I_{\rm C2off} + I_{\rm L1} = \frac{2}{(1 - 2d)(1 - d)} I_{\rm o}$$
(20)

The current stress of diode D_3 can be written according to (12), (14) and (15) as

$$I_{\rm D3} = I_{\rm L2} - I_{\rm C2off} - (-I_{\rm C3off}) = \frac{1}{1-d} I_{\rm o}$$
(21)

The current stress of diode D_5 can be derived by means of (15) as

$$I_{\rm D5} = -I_{\rm C3off} = \frac{1}{1-d} I_{\rm o}$$
(22)

F. Comparisons with other high voltage-gain converters

The proposed topology is compared with the other high voltage-gain Boost DC-DC converters, as shown in TABLE I, and the comparisons of voltage gain versus duty cycle are shown in Fig. 4.

Compared with the conventional quasi-Z source Boost DC-DC converter, in one hand the voltage-gain of the proposed converter is twice higher than the conventional one, in the other hand, the voltage stress across the power switch is half the output voltage, rather than the full output voltage U_0 . So voltage multipliers were applied to the Boost DC-DC converter [7] to reduce the voltage stress of the semiconductors as $U_0/2$. However, if the wider voltage-gain range (including $M=10\sim20$) is required, the converter in [7] may suffer from extreme duty cycles (i.e. over $d=0.8\sim0.9$), while the proposed converter can operate well with the duty cycles close to 0.5 (i.e. around $d=0.4\sim0.45$). As to the converter with a Z-source and cascaded switch-capacitors in [29], its voltage-gain is improved much

higher than those of the converter in [7] and the conventional quasi-Z source Boost DC-DC converter. Furthermore, this converter has a wider voltage-gain range, especially in a lower duty cycle range. But, compared with the proposed one, its disadvantages still include the larger number of inductors, the higher voltage stress across semiconductors, and non-common grounds between the input and output sides. In fact, the number of inductors can be decreased by dual coupled inductors used for the converter in [30], where the turns ratio of the coupled inductors is N=19/18. However, its voltage-gain depends on the turns ratio N. Even worse, the potential difference between the input and output sides is appeared as the PWM voltage, due to the non-common grounds. While the interleaved step-up DC-DC converter with the diode-capacitor multiplier [31] can obtain a common ground, and its voltage-gain is the same with that of the converter in [30]. In addition, the ripple of its input current can be reduced more when the duty cycles of the two power switches are around 0.5, due to the interleaved structure with one more power switch. However, regarding to the voltage-gain range, the proposed converter is wider than this one in the lower duty cycle range (i.e. $d=0\sim1/3$), as the curves of voltage gain versus duty cycle shown in Fig. 4. Moreover, in the higher duty cycle range, the voltage-gain of the converter in [31] is lower than that of the proposed one. Especially, the ripple reduction of the input current will be affected both in the lower and higher duty cycle ranges, which are not close to 0.5. A

three-level Boost DC-DC converter with a quasi-Z source for fuel cell vehicles was proposed in [32]. Its duty cycles for the two power switches can be in the range of $0.5 \sim 0.75$, which is close to 0.5. And the voltage stress is half of the output voltage due to the three-level converter structure. However, its essential voltage-gain is still the same to that of the quasi-Z source converter, which is lower than that of the proposed one.

With the comparisons above, it is seen that the proposed converter has the integrated advantages such as the high voltage-gain without extreme duty cycles, the low voltage stress across semiconductors, and the common ground between the input and output sides.



Fig. 4 Comparisons of voltage gain versus duty cycle for high voltage-gain Boost DC-DC converters.

			1	C FFF		5 8 8		
Converters	Voltage-gain	Amount of inductors	Amount of capacitors	Amount of diodes	Amount of power switches	The maximum voltage stress across diodes	The maximum voltage stress across power switches	Common ground
Quasi-Z- Source converter	1/(1-2 <i>d</i>)	2	3	2	1	Uo	Uo	Yes
Converter in [7]	2/(1- <i>d</i>)	2	3	3	1	U ₀ /2	<i>U</i> ₀ /2	Yes
Converter in [29]	(1+ <i>d</i>)/(1-2 <i>d</i>)	3	5	3	1	$U_{\rm O}/(1+d)$	$U_{\rm O}/(1+d)$	No
Converter in [30], <i>N</i> =19/18	2(N+1)/(1-d)	2	4	4	2	NU ₀ /(N+1)	U ₀ /(2 <i>N</i> +2)	No
Converter in [31]	4/(1- <i>d</i>)	2	4	4	2	U ₀ /2	$U_{\rm O}/4$	Yes
Converter in [32]	2/(3-4 <i>d</i>)	2	4	3	2	U ₀ /2	U ₀ /2	Yes
Proposed converter	2/(1-2 <i>d</i>)	2	5	4	1	U ₀ /2	$U_{\rm O}/2$	Yes

TABLE I Comparisons among the proposed and other high voltage-gain converters.

III. COMPONENT PARAMETERS DESIGN AND DYNAMIC MODELING

A. Design of the inductors

Assuming that the maximum required current ripple of the inductors is $\Delta I_{\rm L}$, the two inductors of the proposed converter can be designed as follows. Because the currents flowing through the inductors L_1 and L_2 are the same, only the parameter design of inductor L_2 is given. The inductance can be calculated when L_2 is in the charging state as (23)

$$L_2 = u_{\rm L} \frac{\mathrm{d}t}{\mathrm{d}i_{L2}} \tag{23}$$

Where $di_{12} = \Delta I_{L}$, $dt=d \times T=d/f$ (where f is the switching frequency), and $u_{L} = U_{C1}$. The inductances of L_{1} and L_{2} can be derived from (4) and (23) as

$$L_{1} = L_{2} = \frac{d(1-d)U_{\text{in}}}{(1-2d)\Delta I_{L}f}$$
(24)

B. Design of the capacitors

It is assumed that the maximum required voltage ripple of the capacitor is $\Delta u_{\rm c}$, the capacitances of the five capacitors in the proposed converter can be calculated with (25) when the capacitors are in the charging or discharging states.

$$C = i_{\rm C} \, \frac{\mathrm{d}t}{\mathrm{d}u_{\rm C}} \tag{25}$$

where $dt=d \times T=d/f$, $i_{\rm C}$ is the corresponding current flowing through the capacitor, *C* is the capacitance, and $du_{\rm C} = \Delta u_{\rm C}$. The capacitances of the five capacitors can be calculated from (4), and (15)-(17) as follows:

$$\begin{cases} C_{1} = \frac{2dI_{0}}{(1-2d)\Delta U_{c1}f} \\ C_{2} = \frac{2d^{2}I_{0}}{(1-2d)\Delta U_{c2}f} \\ C_{3} = \frac{2I_{0}}{\Delta U_{c3}f} \\ C_{4} = \frac{4dI_{0}}{(1-2d)^{2}\Delta U_{c4}f} \\ C_{5} = \frac{(1+d)I_{0}}{\Delta U_{c5}f} \end{cases}$$
(26)

C. Dynamic modeling

It is assumed that the power semiconductors, the inductors, and the capacitors are all in the ideal conditions. Then, the average model and small-signal model can be obtained by using the state-space averaging method. According to Fig. 2(a), C_3 and C_5 are connected in parallel when Q turns on. It means the voltages across C_3 and C_5 should be equal. So, there is an invalid state variable. By considering the equivalent series resistance (e.g. $r_1=0.1\Omega$) in the corresponding loop circuit, the coupling between C_3 and C_5 can be removed to avoid the invalid state variable. Similarly, according to Fig. 2(b), the coupling among C_1 , C_2 , C_3 , C_4 and C_5 can also be removed to avoid the invalid state variables, by considering the equivalent series resistance (e.g. $r=0.1\Omega$) in the corresponding loop circuit.

When the proposed converter operates in the duty cycle range of $0 \le d \le 0.5$, the power semiconductor Q has two effective switching states: S=[0, 1]. $u_{in}(t)$, $u_o(t)$ and d(t) are the input variable, the output variable and the control variable, respectively. $i_{L1}(t)$, $i_{L2}(t)$, $u_{C1}(t)$, $u_{C2}(t)$, $u_{C3}(t)$, $u_{C4}(t)$, and $u_{C5}(t)$ are all the state variables. When S=1, the operating time is $d(t) \ge T$. So, the state space average model can be obtained as (27), where R is the load resistance. When S=0, the operating time is $[1-d(t)] \ge T$. Then the state space average model can be written as (28). Combining (27) with (28), the average model of the converter can be obtained as (29).

The state variables, the input variable, the output variable and the control variables can be described by the small-signal disturbance variables as (30), where I_{L1} , I_{L2} , U_{C1} , U_{C2} , U_{C3} , U_{C4} , U_{C5} , U_{in} , U_O and D are the steady state components, $\hat{i}_{L1}(t)$, $\hat{i}_{_{12}}(t)$, $\hat{u}_{_{c1}}(t)$, $\hat{u}_{_{c2}}(t)$, $\hat{u}_{_{c3}}(t)$, $\hat{u}_{_{c4}}(t)$, $\hat{u}_{_{c5}}(t)$, $\hat{u}_{_{in}}(t)$, $\hat{u}_{_{o}}(t)$ and $\hat{d}(t)$ are the corresponding small-signal disturbance variables. As a result, the small-signal model of the converter can be written as (31).

$$\begin{cases} i_{L1}(t) = I_{L1} + \hat{i}_{L1}(t) \\ i_{L2}(t) = I_{L2} + \hat{i}_{L2}(t) \\ u_{C1}(t) = U_{C1} + \hat{u}_{C1}(t) \\ u_{C2}(t) = U_{C2} + \hat{u}_{C2}(t) \\ u_{C3}(t) = U_{C3} + \hat{u}_{C3}(t) \\ u_{C4}(t) = U_{C4} + \hat{u}_{C4}(t) \\ u_{C5}(t) = U_{C5} + \hat{u}_{C5}(t) \\ u_{in}(t) = U_{in} + \hat{u}_{in}(t) \\ u_{o}(t) = U_{O} + \hat{u}_{o}(t) \\ d(t) = D + \hat{d}(t) \end{cases}$$

$$(29)$$

According to (31) and the experimental parameters in TABLE II, when the input voltage is U_{in} =40V, the control-to-output transfer function can be achieved from the time domain to the complex frequency as (32).



Fig. 5 Voltage loop control scheme of the proposed converter.

Based on (32), the voltage loop control scheme for the proposed converter can be obtained as shown in Fig. 5. $G_{u_sd}(s)$ is the transfer function of the converter, $G_c(s)$ is the voltage controller (i.e. a PL controller) transfer function as shown in (33)

controller (i.e. a PI controller) transfer function as shown in (33), and H(s) is the feedback transfer function. Therefore, the voltage controller can be designed for the proposed converter to achieve the static and dynamic performances. [f_{dim}]

$$\left| \begin{array}{c} \left| \frac{d}{dt} \\ \frac{d}{dt}$$

$$G_{\rm c}(s) = K_{\rm p} + K_{\rm i} \frac{1}{s}$$
 (33)

where $K_p=0.0001$, and $K_i=0.0005$, which are used in the experiments.

IV. APPLICATION OF THE PROPOSED CONVERTER FOR FUEL CELL VEHICLES

A. Characteristics of fuel cell

For fuel cell vehicles, the proton exchange membrane fuel cell (PEMFC) can be used to comprise a fuel cell source for vehicles with the parallel and series connections, and the fuels consist of a supply of hydrogen (H₂) and oxygen (O₂). The basic structure of the PEMFC is shown in Fig. 6 [33]. When a fuel cell operates, H₂ is oxidized at the anode, described as follows:

$$\mathrm{H}_{2} \rightarrow 2\mathrm{H}^{+} + 2\mathrm{e}^{-} \tag{34}$$

where "H⁺" is the hydrogen ion, and "e⁻" is the electric charge. In addition, O_2 is consumed by H⁺, generating the water as follows:

$$O_2 + 4H^+ + 4e^- \rightarrow 2H_2O \tag{35}$$

where " H_2O " is the produced water. Therefore, the electric charge "e" that flows through the anode and the cathode if there is a load, is generated with the clean water [34].

As to a fuel cell, its simplified circuit can be described as shown in Fig. 7 [34]. Where E_0 is the open-circuit voltage of the fuel cell, the paralleled C_a and R_a are the anode reaction capacitor and the resistor, respectively. Similarly, the paralleled C_c and R_c are the cathode reaction capacitor and the resistor, respectively. In addition, R_m is the equivalent series resistor for the membrane of the PEMFC. Finally, U and I are the output voltage and current of the fuel cell. Therefore, the output voltage U can be expressed as (36)

$$U = E_{o} - I \times (R_{a} + R_{m} + R_{c})$$
(36)

where the total resistance of R_a , R_c , and R_m varies with the inside changing temperature and pressure of the PEMFC.





Fig. 7 Simplified circuit for PEMFC.

Therefore, the general output characteristic curve of the voltage-current (V-A) for the PEMFC can be described as shown in Fig. 8, in terms of (36) and the inside temperature and pressure. It can be seen that the output voltage U of the fuel cell decreases rapidly with the increase of the output current I, especially in the smaller output current stage. However, this characteristic is not beneficial for fuel cell vehicles, unless the wide output voltage range of the fuel cell source can be converted well by a wide input-voltage range Boost DC-DC converter, obtaining the rather constant DC bus voltage for fuel cell vehicles.



Fig. 8 General output characteristic curve of voltage-current (V-A) for PEMFC.

B. Application of the proposed converter for fuel cell vehicles

Based on the characteristics of the fuel cell described previously, the energy sources of fuel cell vehicles can be comprised of a fuel cell source and super capacitor or battery stacks, and the powertrain of fuel cell vehicles with the proposed converter is shown in Fig. 9. In order to decouple the power controls of the hybrid energy sources, DC-DC converters are required for the power interfaces of fuel cell vehicles, as well as the common DC bus, with which the hybrid energy sources can be connected in parallel to provide the proper required powers for the motor, respectively. As a result, the fuel cell source of the vehicle only needs to provide the average power for the motor without a quick response. The super capacitor or battery packs can output the required high frequency power for the motor, or absorb the controllable regenerative power from the motor. In addition, the terminal voltage of the fuel cell source varies widely when its output current is within a wide range according to the motor load, and a wide voltage-gain range of a power converter is also required for the fuel cell source.

As shown in Fig. 9, the proposed DC-DC converter with a high voltage-gain is interfaced between the low voltage fuel cell source and the high voltage DC bus. The fuel cell source provides the average power $P_{\rm FC}$ for the DC bus by the proposed converter, boosting the low voltage of fuel cell source to the high DC bus voltage. When the fuel cell vehicle is accelerating, the super capacitor stacks supply the instantaneous power required from the DC bus by the bidirectional DC-DC converter (BDC), due to the slow dynamic response characteristics of the fuel cell source (i.e. the fuel cell output current I_{FC}). Then, I_{FC} increases slowly and the output voltage $U_{\rm FC}$ of the fuel cell source decreases in a wide variation. During this process, the proposed converter steps up the variable fuel cell voltage to the constant high DC bus voltage. When the fuel cell vehicle decelerates or brakes, the regenerative energy is absorbed completely by the super capacitor stacks, and the fuel cell source decreases its output power, i.e. reducing $I_{\rm FC}$. At the same time, the proposed converter drops its voltage-gain to remain the constant DC bus voltage, according to the increasing $U_{\rm FC}$. When the fuel cell vehicle runs smoothly, the fuel cell source provides the stable energy for the inverter by the proposed converter with the corresponding voltage-gain, and charges the super capacitor stacks if it is needed.



Fig. 9 Powertrain of fuel cell vehicles with proposed converter.

V. EXPERIMENTAL RESULTS AND ANALYSIS

A scaled-down 400W experimental prototype was developed to validate the correctness of the theoretical analysis and the effectiveness of the proposed converter, as shown in Fig. 10. An adjustable DC voltage source with the range of $U_{in}=0$ ~200V is used as the input voltage source, and the converter output voltage loop is controlled by a DSP TMS32028335. The power switch MOSFET (IXTK102N30P) and Schottky Barrier Diodes (DSEC60-03A) are selected. In addition, the switching frequency is $f_s=20$ kHz, the initial values of the quasi-Z source network inductors are $L_1=323\mu$ H and $L_2=318\mu$ H respectively, the load resistor is $R_L=400\Omega$, and the reference output voltage is 400V. The main experimental parameters of the proposed converter are shown in TABLE II.



Fig. 10 Experimental prototype.

TABLE II Main experimental parameters of proposed converter.					
Parameters	Values(units)				
Input DC voltage Uin	40~150V				
Output DC voltage U _O	400V				
Inductor L_1	323µН				
Inductor L_2	318µH				
Capacitor C_1	520µF				
Capacitor C_2	780µF				
Capacitors C_3 , C_4 , and C_5	520µF				
Rated power P_n	400W				
Load resistor $R_{\rm L}$	400Ω				
Switching frequency f_s	20kHz				
MOSFET Q	IXTK102N30P				
Diodes D_1 - D_5	DSEC60-03A				

The voltage waveforms of the power switch Q, capacitors C_1 - C_5 and diodes D_2 - D_5 , and the current waveforms of the inductors, are shown in Fig. 11-Fig. 13, when the output voltage is 400V.



Fig. 11 Voltage stress across power switch Q and inductor currents. (a) Voltage stress across power switch Q and inductor L_1 current. (b) Inductors L_1 and L_2 currents.

Fig. 11 shows the voltage stress across the power switch Q and the waveforms of the inductor currents i_{L1} , and i_{L2} . From Fig.

11, it can be seen that the switching frequency of the power switch Q is 20kHz, and its duty cycle is 0.4. When Q is turned on, the inductors L_1 and L_2 are charged at the same time, so the currents i_{L1} and i_{L2} increase linearly. When the power switch Q is turned off, the inductors L_1 and L_2 are discharged at the same time, so the currents i_{L1} and i_{L2} decrease linearly. The voltage stress across the power switch is 200V, i.e. half of the output voltage.

Fig. 12 shows the voltage waveforms of all capacitors in the proposed converter. It is easy to see that the voltage across capacitor C_1 is approximately 122V and the voltage across capacitor C_2 is approximately 82V as shown in Fig. 12(a), which are basically consistent with the theoretical calculated capacitor voltages U_{C1} =120V, and U_{C2} =80V. The capacitor voltage stresses in the quasi-Z source are reduced by a half compared with those in the quasi-Z source Boost DC-DC converter when they have the same voltage-gain. From Fig. 12(b) and (c), the capacitor voltages U_{C3} , U_{C4} , and U_{C5} are approximately half the output voltage U_0 =400V, i.e. 200V.



Fig. 12 Capacitor voltage stresses. (a) Voltage stress across C_1 and C_2 . (b) Voltage stress across C_3 and C_4 . (c) Voltage stress across C_5 and U_0 .

The experimental waveforms for the diode voltage stresses are shown in Fig. 13. The reverse voltages across diodes D_2 , D_3 , and D_5 are basically equal to half of the output voltage when D_2 , D_3 , and D_5 are turned off, and D_4 is turned on at the same time. In addition, the reverse voltage across D_4 is also equal to half of the output voltage when D_4 is turned off. The voltage stress across all the diodes are in agreement with the theoretical value $U_0/2=200$ V.



Fig. 13 Diode voltage stresses. (a) Voltage stresses across D_2 and D_3 . (b) Voltage stresses across D_4 and D_5 .

In order to validate the feasibility of the proposed converter for fuel cell vehicles, the experimental operation of the fast input voltage variation like a fuel cell source is implemented, and the experimental results are shown in Fig. 14. The input voltage U_{in} is changed gradually in the wide range of 120V to 40V over several seconds (i.e. the input voltage changing rate is around 8V per second, as the fast input voltage variation is from 120V to 40V over 10 seconds, rather than a step change). Then the input current $i_{1,1}$ increases gradually, which is in accordance with the characteristics of the output current of the fuel cell source. Therefore, the PI controller of the voltage loop makes the duty cycle for the active power switch increase with a better dynamic response, according to the input voltage changing rate 8V/s. It is seen that the output voltage nearly stays around the reference voltage 400V as shown in Fig. 14(a), due to the adjustment of the voltage loop PI controller. In Fig. 14(b), the input current i_{L1} increases gradually to match the demand power for the DC bus, due to the gradual decreasing input voltage U_{in} . Hence, the proposed converter can realize a wide step-up voltage-gain range, which changes from 3.3 to 10 during the dynamic operation with the input voltage variation.

The efficiency curves of the experimental prototype are shown in Fig. 15, when the input voltage is changed from 50 to 150V, the output reference voltage is set as 400V, and the output power is 400W and 500W, respectively. The efficiency is measured by a Power Analyzer (Yokogawa-WT3000). It is noticed that the maximum measured efficiency is 95.13% as shown in Fig. 15, which is higher than the maximum efficiencies 89.3%, 94.37%, and 94% claimed in [29]-[31], respectively. In addition, when the output power is constant and the input voltage declines, the efficiency decreases correspondingly, due to the increasing losses caused by the increasing input current.



Fig. 14 Dynamic operation results with the input voltage variation. (a) Output voltage and wide range changing input voltage from 120V to 40V. (b) Input current and wide range changing input voltage from 120V to 40V.



Fig. 15 Relationship between efficiency, and variable input voltages at different output powers.

The calculated loss distributions for the experiment under $U_{in}=150V$, $U_0=400V$, and $P_0=400W$ are shown in Fig. 16. The total losses of the proposed converter are 18.6W. The turn-on and turn-off (switching) losses of the power switch Q (i.e. $P_2=5.98W$) account for 32.1% of the total losses. The conduction losses of all diodes D_1 - D_5 (i.e. $P_D=3.57W$) account for 19.2% of the total losses, which is about three times of that of the power switch Q (i.e. $P_Q=1.13W$), due to the higher conduction loss of D_2 (which is located in the quasi-Z-source network). In addition to the conduction losses of the semiconductors, the copper losses P_{Cu} of inductors L_1 and L_2 is 3.98W, which account for 21.4% of the total losses. And the core losses, which is close to that of the copper losses. The

capacitor losses $P_{\rm C}$ of C_1 - C_5 are very close to the conduction loss of the power switch Q, which account for 6.8% of the total losses.



Fig. 16 Calculated loss distributions for experiment under U_{in} =150V, U_0 =400V, and P_0 =400W (P_2 : turn-on and turn-off losses of Q; P_Q : conduction loss of Q; P_D : conduction losses of D_1 - D_5 ; P_{Cu} : copper losses of L_1 and L_2 ; P_C : capacitor losses of C_1 - C_5 , and P_{Fe} : core losses of L_1 and L_2).

VI. CONCLUSION

The topology of a quasi-Z source Boost DC-DC converter with a switched-capacitor is proposed in this paper. The proposed converter retains all the advantages of the traditional quasi-Z source topology, such as continuous input current and common ground between the input voltage source side and the load side, and it realizes a high voltage gain 2/(1-2d) with the duty cycles between 0 and 0.5 for the power switch. In addition, the maximum voltage stresses of all components in the proposed converter is half of the output voltage. Furthermore, the voltages of the output capacitors can be clamped at half the output voltage by the capacitor voltages of the quasi-Z source network. Therefore, the proposed converter is suitable for the power interface of fuel cell vehicles.

REFERENCES

- A. Emadi, and S. S. Williamson, "Fuel cell vehicles: Opportunities and challenges," in *Proc. IEEE Power Eng. Soc. General Meeting*, Denver, CO, Jun. 2004, pp. 1640-1645.
- [2] H. Chiu, and L. Lin, "A bidirectional DC-DC converter for fuel cell electric vehicle driving system," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 950-958, Jul. 2006.
- [3] M. C. Pera, D. Candusso, D. Hissel, and J. M. Kauffmann, "Power generation by fuel cells," *IEEE Ind. Electron. Mag.*, vol. 1, no. 3, pp. 28–37, Oct. 2007.
- [4] M. Shen, A. Joseph, J. Wang, F.Z. Peng, and D. J. Adams, "Comparison of traditional inverters and Z-Source inverter for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1453–1463, Jul. 2007.
- [5] G. Fontes, C. Turpin, and S. Astier, "A large-signal and dynamic circuit model of a H₂/O₂ PEM fuel cell: Description, parameter identification, and exploitation," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 1874–1881, Jun. 2010.
- [6] G. Su, and L. Tang, "A reduced-part, triple-voltage DC–DC converter for EV/HEV power management," *IEEE Trans. Power Electron.*, vol. 24, no. 10, pp. 2406–2410, Oct. 2009.
- [7] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871-887, Mar. 2008.
- [8] N. D. Benavides, and P. L. Chapman, "Mass-optimal design methodology for DC-DC converters in low-power portable fuel cell applications," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1545–1555, May 2008.
- [9] G. Dotelli, R. Ferrero, P. G. Stampino, S. Latorrata, and S. Toscani, "PEM fuel cell drying and flooding diagnosis with signals injected by a power converter," *IEEE Trans. Instrum. Meas.*, vol. 64, no. 8, pp. 2064–2071, Aug. 2015.

- [10] G. A. L. Henn, R. N. A. L. Silva, P P. Prac, L H. S. C. Barreto, and D. S. Oliveira, "Interleaved-Boost converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2753-2761, Nov. 2010.
- [11] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit," *IEEE Trans. Circuit Syst. 1*, vol. 50, no. 8, pp. 1098-1102, Aug. 2003.
- [12] Y. Zhang, J. Sun, and Y. Wang, "Hybrid Boost three-level DC–DC converter with high voltage gain for photovoltaic generation systems," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3659-3664, Mar. 2013.
- [13] R. J. Wai, C. Y. Lin, R. Y. Duan, and Y. R. Chang, "High-efficiency DC-DC converter with high voltage gain and reduced switch stress," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 354-364, Feb. 2007.
- [14] B. Axelrod, Y. Berkovich, A. Shenkman, and G. Golan, "Diode–capacitor voltage multipliers combined with boost-converters: topologies and characteristics," *IET Power Electron.*, vol. 5, no. 6, pp. 873-884, 2012.
- [15] F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar. 2003.
- [16] J. Anderson, and F. Z. Peng, "A class of quasi-Z-source inverters," in Proc. IEEE Ind. Appl. Soc., pp. 1-7, Oct. 2008.
- [17] D. Cao, and F. Z. Peng, "A family of Z-source and quasi-Z-source DC-DC converters," in *Proc. 24th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2009, pp. 1097-1101.
- [18] V. P. Galigekere, and M. K. Kazimierczuk, "Analysis of PWM Z-source DC-DC converter in CCM for steady state," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 4, pp. 854-863, Apr. 2012.
- [19] D. Vinnikov, I. Roasto, R. Strzelecki, and M. Adamowicz, "Step-up DC/DC converters with cascaded quasi-Z-source network," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3727-3736, Oct. 2012.
- [20] G. Zhang, B. Zhang, Z. Li, D. Qiu, L. Yang, and W. A. Halang, "A 3-Z-network boost converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 278-288, Jan. 2015.
- [21] M. Zhu, K. Yu, and F. L. Luo, "Switched-inductor Z-source inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2150-2158, Aug. 2010.
- [22] H. F. Ahmed, H. Cha, S. Kim, and H. G. Kim, "Switched-coupled-inductor quasi-z-source inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1241-1254, Feb. 2016.
- [23] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/ switched-inductor structures for getting transformerless hybrid DC–DC PWM converters," *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 55, no. 2, pp. 687-696, Mar. 2008.
- [24] A. Ioinovici, "Switched-capacitor power electronics circuits," *IEEE Circuits Syst. Mag.*, vol. 1, no. 4, pp. 37-42, Sep. 2001.
- [25] F. L. Luo, and H. Ye, "Positive output multiple-lift push-pull switched-capacitor Luo-converters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 594-602, Jun. 2004.
- [26] G. Wu, X. Ruan, and Z. Ye, "Nonisolated high step-up dc-dc converters adopting switched-capacitor cell," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 383-393, Jan. 2015.
- [27] T. J. Liang, S. M. Chen, L. S. Yang, J. F. Chen, and A. Ioinovici, "Ultra-large gain step-up switched-capacitor dc-dc converter with coupled inductor for alternative sources of energy," *IEEE Trans. CircuitsSyst. I, Reg. Papers*, vol. 59, no. 4, pp. 864-874, Apr. 2012.
- [28] Y. Tang, T. Wang, and Y. He, "A switched-capacitor-based active-network converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2959–2968, Jun. 2014.
- [29] Y. Shindo, M. Yamanaka, and H. Koizumi, "Z-source DC-DC converter with cascade switched capacitor," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, 2011, pp. 1665-1670.
- [30] X. Hu, and C. Gong, "A high gain input-parallel output-series DC/DC converter with dual coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1306–1317, Mar. 2015.
- [31] L. W. Zhou, B. X. Zhu, Q. M. Luo, and S. Chen, "Interleaved non-isolated high step-up DC/DC converter based on the diode–capacitor multiplier," *IET Power Electron.*, vol. 7, no. 2, pp. 390–397, 2014.
- [32] Y. Zhang, J. Shi, L. Zhou, J. Li, M. Sumner, P. Wang, and C. Xia, "Wide input-voltage range Boost three-level DC-DC converter with Quasi-Z

source for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6728-6738, Sep. 2017.

- [33] J. Garnier, M. C. Pera, D. Hissel, F. Harel, D. Candusso, N. Glandut, J. P. Diard, A. D. Bernardinis, J. M. Kauffmann, and G. Coquery, "Dynamic PEM fuel cell modeling for automotive applications," in *Proc. 2003 IEEE 58th Veh. Technol. Conf.*, Oct. vol. 5, pp. 3284–3288.
- [34] M. C. Pera, D. Candusso, D. Hissel, and J. M. Kauffmann, "Power generation by fuel cells," *IEEE Ind. Electron. Mag.*, vol. 1, no. 3, pp. 28–37, Oct. 2007.



Yun Zhang (M'13) was born in Jiangsu, China, in 1980. He received the B.S. and M.S. degrees in electrical engineering from the Harbin University of Science and Technology, Harbin, China, in 2003 and 2006, respectively, and the Ph.D. degree in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2010.

In 2010, he joined the Tianjin University, Tianjin, China, as a Lecturer in the School of Electrical and

Information Engineering, where he is currently an Associate Professor. His current research interests include topologies, modulation, and control strategies of power converters for electric vehicles and microgrids.

Dr. Zhang is an Associate Editor of the Journal of Power Electronics.



Chuanzhi Fu was born in Shandong, China. He received his B.S. degree in Electrical Engineering from the Shandong University of Science and Technology, Shandong, China, in 2016. He started pursing his M.S. degree in Electrical Engineering from Tianjin University, Tianjin, China, in 2016. His current research interests include DC-DC converters, and fuel cell vehicles.



Mark Sumner (SM'05) received the B.Eng. degree in electrical and electronic engineering from Leeds University, Leeds, U.K., in 1986, and the Ph.D. degree in induction motor drives from the University of Nottingham, Nottingham, U.K., in 1992.

He was with Rolls Royce, Ltd., Ansty, U.K. He was a Research Assistant with the University of Nottingham, where he became a Lecturer in October 1992, and is currently a Professor of electrical energy systems. His

research interests include control of power electronic systems including sensorlessmotor drives, diagnostics and prognostics for drive systems, power electronics for enhanced power quality, and novel power system fault location strategies.



Ping Wang was born in Tianjin, China, in 1959. She received the B.S., M.S., and Ph.D. degrees in Electrical Engineering from the Tianjin University, Tianjin, China, in 1981, 1991, and 2005, respectively. Since 1981, she has been a Teacher and a Researcher at Tianjin University, where she is currently a Professor. Her current research interests include power electronic control of renewable energy sources, PWM converters, and intelligent detection and control.