Prognostic System for Power Modules in Converter Systems Using Structure Function

Attahir Murtala Aliyu, Alberto Castellazzi Power Electronics, Machines and Control (PEMC) Group, University of Nottingham, United Kingdom Email: eexam29@nottingham.ac.uk Tel: +44 / (0) – 1159515568, Fax: +44 / (0) – 1159513764

Abstract

This paper proposes an on-board methodology for monitoring the health of power converter modules in drive systems, using vector control heating and structure function to check for degradation. It puts forward a system that is used on-board to measure the cooling curve and derive the structure function during idle times for maintenance purposes. The structure function is good tool for tracking the magnitude and location of degradation in power modules. The ability to keep regular track of the actual degradation level of the modules enables the adoption of preventive maintenance, reducing or even eliminating altogether the appearance of failures during operation, significantly improving the availability of the power devices. The novelty in this work is the complete system that is used to achieve degradation monitoring; combining the heating technique and the measurement without additional power components except the measurement circuit which can be integrated into the gate drive board and the challenges encountered. Experimental results obtained from this show that it is possible to implement an on-board health monitoring system in converters which measures the degradation on power modules.

1. Introduction

The need for increased power density in power electronics has led to the invaluable requirement of reliability and health studies as devices are exposed to harsher environment. Power converters that use insulated gate bipolar transistors (IGBT) modules are becoming more common in automotive, rail-traction, aerospace, renewable energy and several other applications where the combination of environmental and load-derived thermal cycling can result in large and unpredictable fluctuations in junction temperature [\[1\]](#page-24-0). An example of this is power converters used in airborne applications to drive electrical actuators in the close vicinity of the jet engine. In this case, the power devices are required to survive at the same time static environment temperatures of about 200°C during the flight and extreme thermal cycles between -55°C and 200°C with a rate of 10°C/min during landing and take-off [\[2\]](#page-24-1). Automotive, rail and wind converters also experience large temperature variations. In traction application (rail, automotive), during operation the semiconductor device induces a temperature field inside the IGBT module, which evolves depending on the speed along a railway-service commercial line (mission profile). Consequently, the power module experiences several local thermal cycles defined by the train acceleration and braking processes [\[3\]](#page-24-2). In wind applications the temperature variation is also dependent on the operating conditions and the unpredictable variation in the wind speed [\[4\]](#page-24-3).

The power module is made up of different layers and several materials. This is designed to provide mechanical stability, electrical insulation and thermal conductivity[\[5\]](#page-24-4). The conventional power module is usually made up of eight layers and the wire bond as seen in [Fig. 1.](#page-2-0) [Table. 1](#page-2-1) enumerates the different materials used layer by layer, their varying thickness and the coefficients of thermal expansion. The coefficient of thermal expansion indicates change of a component's size with a change in temperature. Specifically, it measures the fractional change in size per degree change in temperature at a constant pressure. As the temperature of the power module increases and decreases the different materials expand and contract at different rates; this induces stress in layers between the different materials. A major reason for failures in IGBT modules is mismatched coefficients of expansion (CTE) of the layers an IGBT consists of. The main failure mechanisms are wire-bond cracking, wire-bond lift off , solder joint fatigue ,solder voids, aluminzation [\[2\]](#page-24-1). [Fig. 2](#page-2-2) shows some of the main failure mechanisms, wire-bond lift off, solder fatigue and solder voids. With the rise of improved wire-bond technologies and diffusion soldering or sintering as die attach, it was found that solder fatigue of the substrate-to-baseplate interface rather than wire bond lift-off is the limiting reliability factor [\[6,](#page-24-5) [7\]](#page-24-6). It has also been presented in [\[5\]](#page-24-4) that in the substrate-baseplate location the worst mismatch in the CTEs, the maximum temperature swing combined with the largest lateral dimensions are present. Hence the focus in this work is on the degradation that occurs in the solder layer between the substrate and the baseplate.

Fig. 1. Illustration of Conventional Power Module Cross Section

N ₀	Material	Thickness (μm)	CTE ppm/ $\rm ^{\circ}C$
1	Aluminium (A ₁)	300	~22
$\overline{2}$	Silicon (Si)	250	\sim 3
3	Solder	100	
$\overline{4}$	Copper (Cu)	280	
5	Al_2O_3 or AlN or Si ₃ N ₄	1000	~27/4/3.3
6	Copper (Cu)	280	
7	Solder	180	
8	Cu or AlSiC	4000	~17/8

Table. 1. Power Module Materials, Thickness and CTE

Fig. 2 (Left) Wire-Bond Lift Off (Right) Solder Fatigue and Solder Voids

The failure mechanisms need to be detected in order to prevent abrupt destruction of the devices. Therefore to detect the impending failure, cursor/cursors of detecting the failure mechanisms need to be defined. Some parameters related to the device or device structure will be related to the failure mechanisms. The thermal response function (cooling or heating curve) as a result of power step excitation contains information of structure of the device. Hence by measuring the thermal response function a change in the structure can be detected. The junction temperature then is an important parameter to monitor degradation; the power modules are enclosed and provide no opportunity for a direct measurement of the junction temperature. The state of the art methods to obtain the junction temperature include the integration of NTC resistors[\[8\]](#page-24-7), on –chip diodes[\[9\]](#page-24-8) and the use of the thermal sensitive electric parameter (TSEP). Both NTC and on-chip diodes require special consideration during design and manufacturing process to ensure electrical isolation from HV traces on the substrate and require additional external pins and separate copper traces, which might increase manufacturing cost and give rise to new reliability issues [\[10\]](#page-24-9).

In the absence of direct measurement, TSEP is a reliable way of measuring the junction temperature. These parameters are collector emitter voltage (V_{ce}), threshold voltage ($V_{ge(th)}$), gate resistance (R_G), and the turn off time. The collector emitter voltage [\[11-14\]](#page-24-10), threshold voltage [\[15\]](#page-24-11), gate resistance [\[16\]](#page-24-12), turn off time[\[17\]](#page-24-13) all have a defined dependence on temperature and are therefore called temperature sensitive electric parameters (TSEP). The temperature measured from the TSEP is used to derive the thermal transient and thermal impedance. The choice of the TSEP depends on the application and the several criteria presented [\[18\]](#page-25-0):

• Temperature sensitivity; TSEPs have different values of temperature sensitivity, a greater TSEP temperature sensitivity gives better measurement results

• Measurement error; the influence of non-thermal effects during measurement is different for each TSEP

• Linearity; the linear relation between TSEP and temperature is a desired property, which is not always full filled

• Repeatability; there should be no large scattering of TSEP values between different samples.

The choice of TSEP is in this work is based on the fact that the aim is to measure the dynamic temperature of the device. Therefore a continuous measurement of the temperature is needed. This eliminates the use of the threshold voltage, turn-off time as regular switching is needed in order to obtain the temperature. The Vce as presented in [\[19\]](#page-25-1), exhibits the characteristics mentioned above such as high repeatability, linearity. The sensitivity of this TSEP depends on the current levels as can be noticed from the relationship between current, voltage and temperature in the IV curves (see [Fig. 22](#page-19-0)). In this work, since the measurement is to be carried out at low currents the sensitivity is relatively high (2mV/°C).

Prognostic real-time systems in [\[20,](#page-25-2) [21\]](#page-25-3) present a method that uses compact thermal models to predict temperatures of inaccessible locations of a power module; the information obtained is then combined with data about the reliability analysis to predict failure mechanisms. Although those methods might be able to predict failure, it gives an estimate, hence doesn't provide the actual variation in the quantity of the failure mechanism. Also as time elapses the aging of the power modules will affect the integrity of the thermal model. Adaptive models for real-time monitoring have been presented in [\[10,](#page-24-9) [22-25\]](#page-25-4), which compares physical measurement with a model estimate to accurately track the junction temperature of the device under consideration. The limitations of [\[10,](#page-24-9) [22,](#page-25-4) [23\]](#page-25-5) are that the collector emitter voltage is noisy and intermittent due to the non-linearity of the I-V characteristic of the IGBT, hence this method is dependent on the operating region. [\[24\]](#page-25-6) requires extending the turn-on time by making modifications to the gate drive in order to measure the temperature online. In [\[25\]](#page-25-7) temperature sensors need to be embedded in the baseplate to detect the change in temperature distribution, this method is affected by the positioning of the sensors.

As opposed to the real-time monitoring solutions, which take measurements of the TSEP of the device during operation of the inverter, in the methodology proposed here, measurements are taken when the system is not operation(during maintenance routines).The in-situ method in [\[26\]](#page-25-8) to which this work mainly makes reference to, works by injecting external currents into the power module during idle times. The high current is injected externally to heat the devices. However, in [\[26\]](#page-25-8) a set of relays need to be inserted to select which device undergoes test, with severe limitation of the applicability of such solution and considerable complication of the testing methodology. The method in [\[27\]](#page-25-9) presents a similar control concept of a quasi-real-time prognostic method in simulation , however in practice this will also be subject to noisy and intermittent collector emitter voltage which makes it hard to implement.

The methodology used here provides a system that uses the structure function[\[28\]](#page-25-10) to measure degradation onboard without making changes to the connections, making use of additional components or dismounting it; it is also able to point out if and where degradation occurred in the structure of the device. An original approach in this paper is the implementation of a test routine (on-board) which can be carried out between operational phases of the equipment, such as in trains once a week/month in the depot for maintenance routines using vector control. The two aspects to obtaining the structure function are, heating the power device and measurement. In Section 2, the overall approach used to derive the structure function is presented. This entails the theory behind the structure function and how it can be obtained. In Section 3, the heating methodology which makes use of vector control is also elaborated. In Section 4 the amalgamation of the heating and measurement system with the challenges encountered are presented along with the results validating the on board measurement methodology

2. Degradation Monitoring Methodology

Measuring thermal transients is a typical method for thermal characterisation of semi-conductor device packages. The method itself is essentially the recording of the thermal response function of the structure for step function excitation [\[28\]](#page-25-10). This means that the cooling and heating curves contain information about the power semiconductor device packages structure

2.1 Thermal Impedance extraction

As mentioned earlier, the collector-emitter voltage (V_{ce}) is used to measure the temperature of the IGBT. An Nchannel IGBT can be considered as an N-Channel MOSFET on a p type substrate; this is shown in [Fig. 3\(](#page-5-0)a). The p-n junction at the collector forms a diode; hence, the equivalent circuit of an IGBT can be represented by [Fig.](#page-5-0) [3\(](#page-5-0)b).

Fig. 3. IGBT Structure & Equivalent Circuit

The p-n junction features a well-known temperature dependence on its on-state voltage[\[13\]](#page-24-14). This dependence can be used to calibrate the device at different temperatures by using a constant low bias current to prevent self-heating of the IGBT. The characteristic of the MOSFET begins to come into effect after the knee voltage of the diode has been surpassed. After the knee voltage, the voltage drop due to the channel resistance (R_{channel}) and drift resistance (Rdrift) dominate.

Although the I-V characteristic of a modern IGBT chip exhibits a positive temperature coefficient at nominal current levels, i.e. V_{ce} increases with increasing temperature for a constant injected current; the temperature coefficient is generally negative for low currents. In this current regime V_{ce} decreases almost linearly with growing temperature at a rate ε of approximately -2mV/K [\[13\]](#page-24-14). Therefore a linear relationship for a Magna Chip MPMB75B120RH is created by measuring the V_{ce} at different reference temperatures as it can be seen in [Fig. 4.](#page-6-0)

Fig. 4. Temperature Dependence of Vce for a sense current I=100mA (Magna Chip MPMB75B120RH) In order to obtain the figure shown above, the calibration process needs to be carried out. The calibration process is carried out on a hot plate or oven that has the ability to provide different fixed temperature levels. A fixed temperature is needed in order to ensure homogeneity of temperature at the chip; meaning the whole module is

held at a constant temperature.

The V_{ce} then, can be used to obtain the cooling curve of the IGBT. A basic method of measuring the cooling curve is, passing a constant high current through the device under test to heat up the device using a high current source. A switch is placed in the high current path to turn on and off the high current during heating and measurement respectively. The switch is controlled by control platform; the controller provides interrupt to start the measurement of the cooling curve. The voltage measurement is connected to the controller through a data acquisition assistant (DAQ). When the interrupt is received, the DAQ acquires the cooling curve measurement. During the measurement the constant low current used for calibration passes through the device to create a voltage drop proportional to temperature. This relationship is obtained from the device calibration mentioned earlier. The measurement system is shown in [Fig. 5\(](#page-7-0)a). Also an illustration of the resulting heating current pulse and the temperature profile are presented in [Fig. 5\(](#page-7-0)b).

Fig. 5. (a) Cooling Curve Measurement Chart (b) Illustration of Heating Current Pulse & Temperature Profile **2.2 Structure Function**

The thermal impedance contains information about the power semi-conductor device packages structure. The thermal impedance is derived from the cooling curve by equation (2). The structure function which is then derived from the thermal impedance is a graphical representation of the device structure that makes use of the thermal models (Foster and Cauer). The structure functions are obtained by direct mathematical transformations from the heating or cooling curves [\[29\]](#page-25-11).The schematic shown i[n Fig. 6](#page-8-0) shows the process involved in obtaining the structure function. The thermal transient measurement (cooling) is affected by noise, therefore proper filtering needs to be applied in other to make use of the thermal transient curve for further processing. In this work, the filtering technique used is a numerical average of every point on the thermal transient. This carried out by obtaining multiple thermal transients from the system to ensure that no information regarding the thermal transient is altered during filtration. The filtered curve is obtained using equation (1). Where T is the average temperature at a certain time instance, t is the total duration of the thermal transient (or last time instance/point), n is the number of curves to be averaged and a,b,c are the temperatures at a certain time instance, for a single measured curve.

$$
Temp_{filtered} = \left[T_1 = \frac{1}{n} \sum_{i=1}^{n} a_i, T_2 = \frac{1}{n} \sum_{i=1}^{n} b_i, \dots, T_t = \frac{1}{n} \sum_{i=1}^{n} c_i \right]
$$
(1)

After filtering the thermal transient curve, the next step is calculating the thermal impedance curve from the thermal transient using equation (2).

$$
Z_{th}(t) = \frac{\Delta T(t)}{\Delta P}
$$
\n(2)
\n
$$
T_{\text{transient}}
$$
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(3)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(4)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(5)
\n
$$
T_{\text{deating}} / \text{Hermal}
$$
\n(6)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(7)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(8)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(9)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(10)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(2)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(3)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(4)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(5)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(6)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(7)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(8)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(9)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(10)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(11)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(2)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(3)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(4)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(5)
\n
$$
T_{\text{heating}} / \text{Hermal}
$$
\n(6)
\

Fig. 6. Schematic Process of Obtaining the Structure Function.

The cooling curve can be described by in the simplest form by the response function of a single time constant system. It has the mathematical form of [\[28\]](#page-25-10):

$$
a(t) = T \cdot e\left(-\frac{t}{\tau}\right) \tag{3}
$$

If a single exponential represents a simple function response as in equation (3), for a more complex thermal structure it can be considered as an infinite sum of the individual exponential terms with different time constants and magnitudes.

$$
Z_{th} \approx \sum_{i=1}^{n} T_i(0) * e\left(-\frac{t}{\tau}\right)
$$
 (4)

From this equation if the thermal impedance curve is obtained (which can be derived from the thermal transient curve) then the thermal resistances and capacitances can be obtained from the time constants ($\tau = \mathbb{R}^*C$). There are several methods of achieving this, the graphical method, curve fitting and deconvolution [\[28,](#page-25-10) [30\]](#page-25-12). The obtained thermal resistances and capacitances make up the Foster network. As mentioned earlier the Foster network does not have any relation to the physical structure. Therefore the Foster network derived from the thermal transient has to be converted to a Cauer type network. The synthesis of passive networks is used to convert the Foster network to Cauer Network. The thermal capacitances can be calculated from the heat source to the heat sink by considering an equation of the input impedance of the Foster network in Laplace form. The method was shown in [\[31\]](#page-25-13) where the impedance and the admittance are both used to achieve the goal. This method is shown below

$$
i = 1 \dots n \tag{5}
$$

$$
\frac{1}{Z_i(s)} = sC_i + Y_i \tag{6}
$$

$$
\frac{1}{Y_i(s)} = R_i + Z_{i+1}
$$
 (7)

Where Zn+1=0

This process is carried out for the number of times equal to the capacitor and resistors in the foster network. From [\[32\]](#page-25-14) the input impedance in Laplace for a two chain network for the sake of simplification is defined as

$$
Z_{in}(s) = \frac{R_i}{1 + s R_i C_i} + \frac{R_{i+1}}{1 + s R_{i+1} C_{i+1}}
$$
\n(8)

This can be re-arranged as:

$$
Z_{in}(s) = \frac{s(R_i R_{i+1} C_{i+1} + R_i R_{i+1} C_i) + (R_i + R_{i+1})}{1 + s(R_{i+1} C_{i+1} + R_i C_i) + s^2(R_i R_{i+1} C_i C_{i+1})}
$$
\n(9)

To begin the process equation (9) should be inverted so its format matches equation (6). This provides the capability to obtain the first thermal capacitance in the Cauer network using factorisation. The remainder is then inverted to conform to equation (7), as a result of which the corresponding thermal resistance is obtained.

The structure function uses the thermal resistances and capacitances in the cauer form (because Cauer networks have a link with the physical structure) to identify changes in the devices structure. The advantage of the structure function is that it does not only reveal the value but also the location of the thermal resistance and capacitance in the heat flow path. There are two types of structure function, differential and cumulative.

2.2.1 Cumulative Structure Function

The cumulative structure function is also known as the Protonotarios-Wing function[\[33\]](#page-25-15). This is a function that presents a graphical representation of the structure of the device by using the thermal capacitance and thermal resistance. The cumulative structure function is sum of the thermal capacitances CΣ (cumulative thermal capacitance) in the function of the sum of the thermal resistances $R\Sigma$ (cumulative thermal resistance) of the thermal system, measured from the point of excitation towards the ambient. Discretization of the structure function results in a Cauer network. As pointed in [Fig. 7](#page-10-0) each slice represents a corresponding Cauer thermal capacitance and resistance.

Fig. 7. Cumulative Structure Function and Relationship to Cauer Network

Where R_{thn} and C_{thn} :

$$
R_{thn} = \sum_{i=1}^{n} R_{thi} - \sum_{i=1}^{n-1} R_{thi}
$$
 (10)

$$
C_{thn} = \sum_{i=1}^{n} C_{thi} - \sum_{i=1}^{n-1} C_{thi}
$$
 (11)

The X-axis which is the thermal resistance is representative of the depth of the device because thermal resistance is proportional to the thickness. The thermal capacitance is on the Y-axis and the sudden transition means change from one material to another.

2.2.2 Differential Structure Function

In [\[34\]](#page-25-16) the *differential structure function* is defined as the derivative of the cumulative thermal capacitance with respect to the cumulative thermal resistance, by

$$
K(R_{\Sigma}) = \frac{d\ C_{\Sigma}}{d\ R_{\Sigma}}
$$
 (12)

Fig. 8. One Dimensional Heat Flow Model

Considering a *dx* wide slice of a single matter of cross section *A*, we can calculate this value. Since for this case $dC\Sigma = cA dx$, and the resistance is $dR\Sigma = dx \lambda A$, where *c* is the volumetric heat capacitance, λ is the thermal conductivity and *A* is the cross sectional area of the heat flow, the *K* value of the differential structure function is

$$
K(R_{\Sigma}) = \frac{cA dx}{\frac{dx}{\lambda A}} = c\lambda A^2
$$
 (13)

Fig. 9. Differential Structure Function

This value is proportional to the c and λ material parameters, and to the square of the cross sectional area of the heat flow, consequently it is related to the structure of the system. In other words: this function provides a map of the square of the heat current-flow cross section area as a function of the cumulative resistance. In these functions as shown in [Fig. 9](#page-11-0) the local peaks indicate reaching new surfaces (materials) in the heat flow path, and their distance on the horizontal axis gives the partial thermal resistances between these surfaces. More precisely the peaks point usually to the middle of any new region where both the areas, perpendicular to the heat flow and the material are uniform

Fig. 10. Acoustic scan of test diodes solder layer

The differential structure function was used to check the difference in the solder layer between the two test diodes i[n Fig. 10.](#page-11-1) I[n Fig. 11\(](#page-12-0)a) the shift in thermal resistance between the well soldered (solid-blue) and the badly soldered (dash-orange) diodes is noticed at a thermal resistance of less than 0.1W/K. This indicates the difference occurs in the die region.

Fig. 11.Differential structure function of the (a) solder layer (no-voids and voids) (b) same device with difference at the substrate

While in [Fig. 11\(](#page-12-0)b) measuring the same diode but changing the force of contact at the bottom of the substrate shows a difference at a higher thermal resistance; which is directly proportional to depth. This indicates that not only the change in thermal resistance can be obtained but its location**.**

3. Heating Methodology

A three phase 2-level inverter is used in this work as case study. One important aspect of obtaining the cooling curve is the heating current. In this study, the DC supply voltage of the inverter will be used to supply the heating current while attached to an induction motor because tests need to be on-board and carried out during nonoperational periods. Therefore the induction motor needs to be stationary while heating the IGBTs and diodes. The vector control is used because it provides the opportunity to control the torque current (i_{sq}) and field current (isd) independently similar to DC machines. Thus the rotation of the machine can be prevented by applying a zero torque producing current and then the field current will be injected to heat up the devices. These conditions make it suitable for maintenance routine*.* To elaborate this, consider the rotor equation in the q plane and applying a zero speed as rotor needs to be stationary. The result is

$$
\mathbf{0} = \frac{d\varphi_{rq}}{dt} + \frac{R_r}{L_r} \varphi_{rq} - \frac{L_o}{L_r} R_r \mathbf{i}_{sq} \tag{14}
$$

Wherei_r, R_r, R_s, φ_r , $\varphi_s L_o$, L_r, are the rotor current, stator and rotor resistances, fluxes, magnetizing inductance, and rotor inductance respectively. Using rotor flux orientation, the rotor flux φ_r (yellow) is positioned on the d axis shown in [Fig. 12.](#page-13-0) This means that the rotor flux has no q component ($\varphi_{rq}=0$) as seen i[n Fig. 12.](#page-13-0) Therefore equation (14) can be written as:

Fig. 12 Rotor flux orientation

This means to achieve zero speed i_{sq} should be 0 as shown in equation (15). Considering the rotor equation in the d plane with the same conditions as above the result is:

$$
isd = \left(\frac{d\varphi_{rd}}{dt} + \frac{R_r}{L_r}\varphi_{rd}\right) / \left(\frac{L_o}{L_r}R_r\right) \tag{16}
$$

Defining the Magnetising current i_m as: $\varphi_{rd} = L_o i_m$

$$
i_{sd} = \frac{L_r}{R_r} \frac{di_m}{dt} + i_m \tag{17}
$$

At steady state $i_{sd} = i_m$. Hence in rotor flux orientation i_{sq} is defined as the torque current and i_{sd} is defined as the field producing current. Therefore applying zero torque current isq and a certain fixed value for the magnetizing isd was carried out experimentally using indirect rotor flux orientation (IRFO) to heat up the devices. A detailed explanation of this process can be found in a previous work [\[35\]](#page-25-17).

The parameters of induction machines are very important when considering advanced control techniques like vector control. The two procedures used to extract induction motor parameters presented in table 2, are to test the motor under no-load and locked rotor conditions. With the parameters it is possible to calculate the control parameters shown in [Fig. 13.](#page-14-0) The PI controllers for the isd and isq current are identical. Using the i_{sq}=0A as derived from the equations above and the isd reference as 7A in vector control using indirect rotor flux orientation shown in [Fig. 13](#page-14-0)*,* zero speed (see [Fig. 15\)](#page-15-0) of the motor is achieved while still being able to heat the devices. The isd feedback and reference is shown i[n Fig. 14\(](#page-15-1)a). The output currents are shown in [Fig. 14\(](#page-15-1)b), the current in phase A is 7A and the other currents in phase B and C are -3.5A, hence a balanced condition. The resulting speed and torque of the motor indicating that the system (for example train) is stationary is presented in [Fig. 15.](#page-15-0)

Fig. 13. Block diagram of vector control (IRFO)

Fig. 14. (a) i_{sd} current and reference (b) Phase currents

Fig. 15.Speed and torque of induction motor during heating

4. Application of Degradation Monitoring in Inverter Set-up

The overall test setup and measurement system are shown in [Fig. 16](#page-16-0) (a) and (b) respectively. The measurement circuit is shown on the right. It contains of two parts; measurement board and the isolation board. On the supply side of the converter 200V DC was applied and a switching frequency of 10 KHz. Vector control is applied with an isd reference of 7A to the inverter in order to heat up the devices as stated earlier. After reaching a steady temperature all the switches in the converter are turned off except the switch that its junction temperature is to be measured. This is done to ensure there is no current flow from the supply side during the measurement. The measurement circuit and the three phase current sensors are connected to the analog-to-digital converter (A/D) on the FPGA. An encoder also provides a speed feedback to the FPGA. It is important to note that this process can be carried out without the use of an encoder by directly entering the i_{sq} reference. But in order to ensure safe operation and no torque pulsations, an encoder is needed.

Fig. 16.Inverter set-up and measurement circuit

The steps used to measure the voltage across the IGBT are highlighted in [Fig. 17.](#page-16-1) The first step is the ability to measure a small voltage drop across the IGBT in the existence of high DC link voltage. The next step is signal conditioning, to improve the resolution of the signal by adding a gain and an off set. Hence utilizing the full range of the A/D used to acquire the data in the FPGA. After these processes an isolation circuit is used to provide the FPGA galvanic isolation from high power.

Fig. 17. Measurement process

The measurement circuitry is based on the work in [\[11\]](#page-24-10). Two diodes D1 and D2 shown in [Fig. 18](#page-17-0) are connected in series and a current source forward-biases them during the IGBT on time. When the IGBT is off, the D1 diode is blocking the V_{ce} voltage, protecting the measurement circuitry from damage. Assuming the two diodes are identical (VD1 = VD2), the V_{ce} voltage may be measured by subtracting the voltage drop on diode D2 from the V^b potential. This mathematical function can be realized using the circuit shown in [Fig. 18.](#page-17-0)

$$
V_{ce} = V_b - V_{D2} = V_b - (V_a - V_b) = 2V_b - V_a
$$
\n(18)

The circuit in [Fig. 18](#page-17-0) makes it possible to implement the equation above. The first op-amp (highlighted in red) does the mathematical function of producing $2V_b$ in (18). The second part (highlighted in green) of the circuit completes the mathematic function using a differential amplifier to obtain $V_{ce} (2V_b - V_a)$. This op-amp can have another function of setting a gain to utilize the A/D range.

Fig. 18 .Schematic of measurement circuit **.**Reprinted from [\[11\]](#page-24-10)

After the heating period, the cooling curve needs to be measured by passing the low current used to calibrate the device. This is carried out as mentioned earlier by switching on S1 and the others off as shown in [Fig. 19.](#page-17-1) Due to the energy stored in the motor inductance current free wheels through the devices switched on for measurement and the top 2 diodes in the 2 other phases as shown in [Fig. 19.](#page-17-1) This means that the low current measurement cannot be carried out during the free-wheeling period due to high current flowing in the device intended for measurement in this period. A voltage (collector-emitter) and current measurement of the device was carried out at this stage and it can be seen i[n Fig. 20](#page-18-0) that the current decays slowly.

Fig. 19. Inverter during Measurement Phase

From [Fig. 20,](#page-18-0) it can be observed that it takes approximately 0.8 seconds for the current to reach the level of the measurement current. If the measurement is to start at 0.8 seconds most information of the structure of the device will be lost as the die, solder and substrate faster time constants. The data sheet gives information about the junction to case thermal resistance of the device (Magna Chip MPMB75B120RH) which is around 0.2 °C/W. By matching this information to the derived normalized temperature (divided by the power dissipation) shown in [Fig.](#page-18-1) [21,](#page-18-1) the approximate time constant from the junction to the case can be obtained. In this case, the obtained time constant from the graph is 0.2512 seconds. This means that any measurement that starts past this time constant contains information only of the heat sink. Therefore any degradation present in the device will not be recorded.

Fig. 20.Current and Voltage (collector-emitter) of DUT

Fig. 21. Normalized Temperature Curve

To solve this problem the methodology will be outlined. Since the current stored in the inductor flows through the device and the voltage is always measured. The collector current against the collector emitter voltage (I-V curves) at different temperatures can be used to measure the temperature by creating a look-up table. These curves were derived using the curve tracer. I[n Fig. 22](#page-19-0) the measured device IV line is the measured voltage and current passing through the device. However this curve passes through a point on the I-V curves where there is no difference in voltage and current for all the temperatures. This means that it is impossible to measure at this point (inflexion point). But above and below this point the sensitivity gradually decreases. The highlighted area in [Fig. 22](#page-19-0) below

the inflexion point has a lower sensitivity (to noise) of about $2mV$ ^oC and the highlighted area above this region has a higher sensitivity (to noise) of 0.9mV/°C. By considering the equation

$$
V = L \frac{di}{dt} \tag{19}
$$

The options present in order to increase di/dt are to reduce the inductance or increase the voltage. To reduce the inductance is impractical. To increase the voltage is possible but limited by the system design. The other option is increase di/dt by controlling the current in order to exploit the point below the inflexion point. One of the reasons for this is that the region has a lower sensitivity (to noise) and also it is known that there is negligible self-heating in this region as the current is low.

Fig. 22. I-V Curves and Measured Device current and Voltage

Results

The methodology used to solve this problem is to use the controller (vector control), which was used to heat the devices to force the current, to a low value so that the region in the I-V curves will be of a low sensitivity. It can be seen i[n Fig. 23](#page-20-0) that the reference changes from 7A to a low value (0.2A in this case). The current changes faster (from 7A to 0.2A in 2ms) than in the previous case. This means that the self-heating is negligible, also, faster time constants will be recorded. In this case the measurement starts when the current falls below 1A as it can be seen from [Fig. 22.](#page-19-0) The sensitivity of the IV curves reduces as the current approaches zero therefore less error in the measurement. The junction temperature measurement is shown in [Fig. 24](#page-20-1) which starts at 4ms the due to initial temperature variations. It is imperative to obtain the fastest time constant possible, measuring much slower than 4ms will mean that the time constant for the solder between the substrate and the heat sink cannot be measured. Two curves are presented here to show that this process is repeatable and reliable. This is important because the whole process is done to check for degradation in power modules. The structure function [9, 10] is used to process these curves. The structure function is used as it provides a comprehensive graphical representation of what is going on in the device. The structure function of the two measured cooling curves can be seen in [Fig. 25.](#page-21-0)

Fig. 23. Current and Voltage During Measurement Using Vector Control.

Fig. 24.Junction Temperature Curves showing repeatability

Fig. 25 Differential structure function showing repeatability of this process

This methodology is used to check for degradation in the MPMB75B120RH Magna Chip module. The module was power cycled using constant current technique with a current of 52A on a dedicated power cycling equipment. An on time 50s and an off time of 60 seconds is used (45.45% duty cycle). The minimum junction temperature and the maximum junction temperature can be seen i[n Fig. 26.](#page-21-1) The minimum junction temperature during cycling is 6°C and the maximum junction temperature is 137°C before initiation of degradation process. Degradation can be seen in the maximum junction temperature curve after 8000 cycles. This is also the case with the ∆Tj because the minimum junction temperature is constant. The initial ∆Tj before degradation shown in Fig. 27, was chosen in order to accelerate the cycling process. The maximum ΔT is chosen that will not exceed device maximum operating temperature by choosing the appropriate cycling current and duty cycle.

Fig. 26 Minimum Junction Temperature & Maximum Junction Temperature

Fig. 27. ∆T showing Degradation starting after 8000 cycles

Before the cycling process started initial tests were carried out for the sake of comparison. An acoustic scan of the power device solder layer between the substrate and baseplate was carried out as can be seen in [Fig. 28\(](#page-22-0)a). The differential structure function of the power device was also measured. The differential structure function was validated with the datasheet. Structure function measurements were carried out at the beginning; a film was placed between the baseplate and the heatsink in one measurement, and the other measurement with no film. The differential structure function can be seen in [Fig. 29\(](#page-23-0)a). The typical junction to case temperature according to the data sheet is 0.25, this matches the differential structure function as the difference starts to occur at that thermal resistance value on the structure function. After the degradation was observed by the acoustic scan in [Fig. 28\(](#page-22-0)b) the shift in thermal resistance indicating degradation can be seen in earlier peaks indicating degradation in the solder layer in [Fig. 29\(](#page-23-0)b). This means that with this methodology the structure function of the power devices can be measured to indicate degradation

Fig. 28. (a) Scanning Acoustic Microscope at time 0 (b) After 10000 cycles

Fig. 29. Differential structure function (a) before cycling with the same module and including a film between baseplate & heat-sink (b) comparing initial measurement with no film to measurement after cycling

5. Conclusion

This work has shown that degradation in power modules can be measured using the structure function. The ability to detect the region where degradation occurred has also been shown by intentionally inducing degradation between the substrate and the baseplate. The on-board heating technique with vector control using indirect flux rotor orientation to make the induction motor stationary while passing current through the switches in the power module in order to obtain thermal transients has also been shown experimentally. This gives rise to the means of checking the health of power modules regularly on-board without additional high current sources to prevent unforeseen failures during operation. As vector control is used for the heating; the existing software only needs a simple modification. The measurement circuit can also be included on the gate driver board.

6. References

- [1] O. Vermesan, R. John, and R. Bayerer, "High temperature power electronics IGBT modules for electrical and hybrid vehicles," in *Proc. Int. Microelectron.Packag. Soc. High Temp. Electron, Netw*, Oxford, U.K, 2009, pp. 199–204.
- [2] M. Ciappa and A. Castellazzi, "Reliability of High-Power IGBT Modules for Traction Applications," in *Reliability physics symposium, 2007. proceedings. 45th annual. ieee international*, 2007, pp. 480-485.
- [3] M. P. G. Coquery, R. Lallemand, S. Pagiusco, and A. Jeunesse, "Thermal stresses on railways traction inverter IGBT modules: concept, methodology, results on sub-urban mass transit. Application to predictive maintenance," in *E.P.E*, Toulouse, France, 2003.
- [4] R. Pittini, S. D. Arco, M. Hernes, and A. Petterteig, "Thermal stress analysis of IGBT modules in VSCs for PMSG in large offshore Wind Energy Conversion Systems," in *Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on*, 2011, pp. 1- 10.
- [5] M. Ciappa, "Selected failure mechanisms of modern power modules " *Microelectronics Reliability,* vol. 42, pp. 653-667, 2002.
- [6] F. T. Herr E, Schlegel R, Stuck A, Zehringer R, "Substrate-to-base solder joint delamination in high power IGBT modules," *Microelectron Reliab,* pp. 1719–22, 1997.
- [7] N. Heuck, R. Bayerer, S. Krasel, F. Otto, R. Speckels, and K. Guth, "Lifetime analysis of power modules with new packaging technologies," in *2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 2015, pp. 321-324.
- [8] A. Zanin, "ModulesTechnical Explanations," ed. Nuremberg,Germany: Semikron, 2013.
- [9] D. D. a. U. Schwarzer, "IGBT-module integrated current and temperature sense features based on sigma-delta converter," presented at the Power Conversion Intelligent Motion Eur, Nuremberg, Germany, 2009.
- [10] M. A. Eleffendi and C. M. Johnson, "Application of Kalman Filter to Estimate Junction Temperature in IGBT Power Modules," *IEEE Transactions on Power Electronics,* vol. 31, pp. 1576-1587, 2016.
- [11] S. Beczkowski, P. Ghimre, A. R. d. Vega, S. Munk-Nielsen, B. Rannestad, and P. Thogersen, "Online Vce measurement method for wear-out monitoring of high power IGBT modules," in *Power Electronics and Applications (EPE), 2013 15th European Conference on*, 2013, pp. 1-7.
- [12] V. Smet, F. Forest, J. J. Huselstein, F. Richardeau, Z. Khatir, S. Lefebvre, and M. Berkani, "Ageing and Failure Modes of IGBT Modules in High-Temperature Power Cycling," *IEEE Transactions on Industrial Electronics,* vol. 58, pp. 4931-4941, 2011.
- [13] R. Schmidt and U. Scheuermann, "Using the chip as a temperature sensor - The influence of steep lateral temperature gradients on the Vce (T)-measurement," in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*, 2009, pp. 1-9.
- [14] W. Sleszynski, J. Nieznanski, A. Cichowski, J. Luszcz, and A. Wojewodka, "Evaluation of selected diagnostic variables for the purpose of assessing the ageing effects in high-power IGBTs," in *Industrial Electronics (ISIE), 2010 IEEE International Symposium on*, 2010, pp. 821-825.
- [15] C. N. I. Bahun, and Zˇ . Jakopovic, "Real-time measurement of IGBTs operating temperature," *Automatika: J. Control, Meas., Electron.,* vol. 52, pp. 295–305, 2011.
- [16] T. D. W. Brekel, G. Puk, andO. Schilling,, "Time resolved in situ Tvj measurements of 6.5 kV IGBTs during inverter operation," presented at the Power Conversion Intelligent Motion Eur., Nuremberg, Germany, 2009.
- [17] V. Sundaramoorthy, E. Bianda, R. Bloch, I. Nistor, G. Knapp, and A. Heinemann, "Online estimation of IGBT junction temperature (Tj) using gate-emitter voltage (Vge) at turn-off," in *Power Electronics and Applications (EPE), 2013 15th European Conference on*, 2013, pp. 1-10.
- [18] H. Kuhn and A. Mertens, "On-line junction temperature measurement of IGBTs based on temperature sensitive electrical parameters," in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*, 2009, pp. 1-10.
- [19] X. Perpiñà, J. F. Serviere, J. Saiz, D. Barlini, M. Mermet-Guyennet, J. Millán, "Temperature Measurement on Series Resistance and Devices in Power Packs based on On-state Voltage Drop Monitoring at High Current," *Microelectronics Reliability,* vol. 46, pp. 1834–1839, 2006.
- [20] H. Huang and P. A. Mawby, "A Lifetime Estimation Technique for Voltage Source Inverters," *IEEE Transactions on Power Electronics,* vol. 28, pp. 4113-4119, 2013.
- [21] M. Musallam, C. M. Johnson, Y. Chunyan, L. Hua, and C. Bailey, "In-service life consumption estimation in power modules," in *Power Electronics and Motion Control Conference, 2008. EPE-PEMC 2008. 13th*, 2008, pp. 76-83.
- [22] M. A. Eleffendi and C. M. Johnson, "Thermal path intergrity monitoring for IGBT power electronic modules," in *CIPS*, 2014, pp. 42-47.
- [23] P. Ghimire, K. B. Pedersen, A. R. d. Vega, B. Rannestad, S. Munk-Nielsen, and P. B. Thogersen, "A real time measurement of junction temperature variation in high power IGBT modules for wind power converter application," in *Integrated Power Systems (CIPS), 2014 8th International Conference on*, 2014, pp. 1-6.
- [24] H. Chen, B. Ji, V. Pickert, and W. Cao, "Real-Time Temperature Estimation for Power MOSFETs Considering Thermal Aging Effects," *IEEE Transactions on Device and Materials Reliability,* vol. 14, pp. 220-228, 2014.
- [25] Z. Wang, W. Qiao, B. Tian, and L. Qu, "An effective heat propagation path-based online adaptive thermal model for IGBT modules," in *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, 2014, pp. 513-518.
- [26] B. Ji, V. Pickert, and B. Zahawi, "In-situ Bond Wire and Solder Layer Health Monitoring Circuit for IGBT Power Modules," in *Integrated Power Electronics Systems (CIPS), 2012 7th International Conference on*, 2012, pp. 1-6.
- [27] Y. Xiong, X. Cheng, Z. J. Shen, C. Mi, H. Wu, and V. K. Garg, "Prognostic and Warning System for Power-Electronic Modules in Electric, Hybrid Electric, and Fuel-Cell Vehicles," *IEEE Transactions on Industrial Electronics,* vol. 55, pp. 2268-2276, 2008.
- [28] V. Székely, "A New Evaluation Method of Thermal Transient Measurement Results," *Microelectronics Journal,* vol. 28, pp. 277-292, 1997.
- [29] V. Székely and T. V. Bien, "Fine structure of heat flow path in semiconductor devices: a measurement and identification method," *Solid-State Electronics,* pp. 1363-1368 1988.
- [30] A. Castellazzi, *Performance and reliability of power MOSFETs in the 42V-powernet* vol. Volume 10 2004.
- [31] E. A. Guillemin, *Synthesis of Passive Networks*. New York: Wiley, 1957.
- [32] K. Bastin, "ANALYSIS AND MODELING OF SELF HEATING IN SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS," 2009.
- [33] E. N. Protonotarios and O. Wing, "Theory of Nonuniform RC Lines, Part I: Analytic Properties and Realizability Conditions in the Frequency Domain," *Circuit Theory, IEEE Transactions on,* vol. 14, pp. 2-12, 1967.
- [34] M. Rencz and V. Szekely, "Structure function evaluation of stacked dies," in *Semiconductor Thermal Measurement and Management Symposium, 2004. Twentieth Annual IEEE*, 2004, pp. 50-54.
- [35] A. M. Aliyu, S. Chowdhury, and A. Castellazzi, "In-situ health monitoring of power converter modules for preventive maintenance and improved availability," in *Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on*, 2015, pp. 1-10.