Using Multi Time-Scale Electro-thermal Simulation Approach to Evaluate SiC-MOSFET Power Converter in Virtual Prototyping Design Tool

Ke Li, Paul Evans, Mark Johnson Power Electronics, Machine and Control group University of Nottingham, UK Email: ke.li@nottingham.ac.uk, paul.evans@nottingham.ac.uk, mark.johnson@nottingham.ac.uk

Abstract—Using virtual prototyping (VP) design tool to evaluate power converter electro-thermal performance can help designers to validate prototype in a quick way. However, different system time-scale requires efficient electro-thermal simulation techniques. Thus, an approach by using average power losses of one switching cycle is presented in the paper to decouple electrical and thermal simulation so as to evaluate the influence of the parasitic inductance on device junction temperature quickly. This approach is validated by comparing with a method to obtain device junction temperature by using instantaneous power losses. By implementing it in the VP design tool, where a SiC-MOSFET behavioural model is developed and validated, it is shown the parasitic inductance influence on power converter electro-thermal waveforms. Thus, designers can evaluate power converter electro-thermal performance more quickly than other commercial software.

Keywords—Virtual prototyping; Multi time-scale; Electrothermal simulation; SiC-MOSFET; Parasitic inductance; Switching losses

I. INTRODUCTION

With high operation temperature, fast switching transition and low ON-state resistance, wide bandgap power semiconductor devices can help power electronics engineers to design high power-density power converters. The ability of evaluating power converter electro-thermal performance in simulation tool is important, because it helps designers to choose power converter EMI filter and cooling system size in a quick way.

An important requirement for this kind of virtual prototyping (VP) design tool is that it can predict accurate power semiconductor device switching transitions, which is important to design EMI filter and to obtain device losses. Meanwhile, it can predict accurate device thermal path, which is important to obtain device temperature.

There are following methods to obtain device electrothermal waveforms: one method is to use device instantaneous power losses as that presented in [1]. The advantage of this method is that device junction temperature T_j and the influence of device switching losses on T_j can be accurately observed. However, time-scale of wide bandgap device switching transition can be as short as a few nanoseconds. In contrary, power converter thermal constant can be as long as a few minutes. This system time-scale mismatch requires a huge quantities of simulation data and simulation time. To accelerate simulation speed, one method is to use an average power losses of one switching cycle as that presented by authors in [2], [3]. The advantage of this method is that time scale can be increased to microseconds or milliseconds, so fewer points and time are needed than the previous method. However, as device switching losses is averaged, its influence on device T_j can not be observed. Furthermore, in [2], [3], power losses are predetermined and used in a lookup table, in which the influence of converter parasitic inductances L_{para} on T_j is not considered.

In order to overcome the drawback of the above methods, another method using instantaneous power losses for power devices and averaged power losses to determine system heat convection coefficient is presented by authors in [4]. It is focused on optimizing chip size of used power semiconductor devices in this work, where the influence of $L_{\rm para}$ on device losses is not presented.

In the above literatures, silicon power semiconductor devices are chosen as experimental demonstrations. L_{para} may not be critical to consider as device switches slowly. However, for wide bandgap power semiconductor devices, they switch much faster than Si devices, therefore L_{para} may play an important role on device switching losses [5]. Thus, an efficient electro-thermal simulation technique to consider the influence of L_{para} on device switching losses and on device T_j is important in VP design tool, where a reliable power semiconductor device model with 3D electro-thermal geometry is necessary to be simulated in VP design tool. Therefore, designers can evaluate power converter electro-thermal performance by using the VP design tool.

Previous work on VP design tool frame and modelling power semiconductor device in it have been reported by authors in [6], [7], where it is shown that both thermal impedance and parasitic impedance can be accurately extracted in the proposed VP design tool. Thus, device switching losses can be accurately obtained. Based on those results, in this paper, it is focused on how to obtain device thermal waveforms in VP design tool in an efficient way.

The paper is structured with the following parts: a proposed approach by using average power losses of one switching cycle to solve multi time-scale simulation problem, which is at first presented and validated. Afterwards, the approach is



Fig. 1: Electrical circuit using to obtain device electro-thermal waveforms

implemented in the VP design tool, where a SiC-MOSFET model is presented. Device switching and thermal waveforms are validated by the measurements. The influence of L_{para} on its electro-thermal waveforms is then shown when device operates in a single-phase sinusoidal PWM inverter. Conclusions are followed after those results at last.

II. MULTI TIME-SCALE ELECTRO-THERMAL SIMULATION APPROACH

A. Proposed approach

An electrical circuit using to obtain device electro-thermal waveforms is shown in Fig. 1a, where it is a half bridge circuit with two SiC-MOSFETs (C2M0040120D, 1200V/60A). The switching unit is constituted by devices S1, S2 and decoupling capacitance $C_{\rm decp}$. There exists parasitic inductance $L_{\rm para}$ of the switching unit due to the PCB tracks and device packaging. When applying sinusoidal PWM control signals, the circuit can be used as a single-phase inverter with near sinusoidal output current waveforms shown in Fig. 1b.

One method to obtain device junction temperature T_j is shown by the flowchart in Fig. 2a, where the input of the simulation tool is the parameters of the designers, such as input voltage V_{in} , load values Z_L (R, L, C), carrier waveform c with switching frequency f_{sw} , modulation waveform m with modulation frequency f_{out} and parasitic inductance L_{para} . Device power losses are obtained by instantaneous electrical



(b) Proposed method

Fig. 2: Flowchart to obtain device T_i by different methods

simulation results, where device switching losses $E_{\rm sw}$ are obtained by using a small time-scale of a few ns to get accurate switching waveforms and conduction losses $P_{\rm cond}$ are obtained by using time-scale of a few μ s to get device conduction waveforms. Device power losses are then used to estimate $T_{\rm j}$, so thermal simulation is coupled with electrical simulation result.

It is to be noted that this method is used in the circuit simulator such as SPICE and in the system simulator such as PLECS, where the simulation time is limited to time-scale to obtain switching waveforms for the former type of the software and to conduction waveforms for the latter type of the software (where device switching losses are in a look-up table versus switching current). Nevertheless, the above time-scales are far below power electronics system thermal constant, which is usually superior to a few tens of seconds. As presented previously, the time-scale mismatch requires a huge quantity of data and simulation time to obtain device T_j when system reaches thermal steady-state.

To accelerate simulation time, electro-thermal simulation is decoupled by the proposed method shown in the flowchart in Fig. 2b, where a small time-scale simulation of nanoseconds is running at first to determine device switching losses (turn-ON switching losses $E_{sw,ON}$ and turn-OFF switching losses $E_{sw,OFF}$) under different currents I_D and T_j . Therefore, a function showing the relation between device E_{sw} and I_D , T_i can be obtained:

$$E_{\rm sw} = f(I_{\rm D}, T_{\rm j}) \tag{1}$$

By knowing designer parameters c and m of the control signals, device duty cycle D(t) can be obtained by the



Fig. 3: Device S1 averaged switching losses and conduction losses waveform of one $T_{\rm m}$

equation below if devices are modulated by SPWM signals (M is modulation index).

$$D(t) = \frac{M}{2}sin(2 \cdot pi \cdot f_{\text{mod}} \cdot t) + \frac{1}{2}$$
(2)

Thus, by combining with V_{in} and Z_L , I_{out} can be obtained by following equation:

$$I_{\rm out} = \frac{V_{\rm AO}}{Z_{\rm L}} = \frac{V_{\rm in} \cdot D(t) - \frac{V_{\rm in}}{2}}{Z_{\rm L}}$$
(3)

As illustrated in Fig. 1b, once I_{out} is known, device S1 and S2 switching current I_{S1} and I_{S2} of each switching cycle can be obtained. By combining the above two equations, device average switching losses $P_{sw,avg}$ of one switching period T_s can be obtained by following equation:

$$P_{\rm sw,avg}(t) = E_{\rm sw}(t) \cdot f_{\rm sw}$$

= $f(I_{\rm out}(t)) \cdot f_{\rm sw}, \qquad t = n \cdot T_{\rm s}$ (4)

By knowing device ON-state resistance $R_{\rm DS(on)}$ value, which is also a function of $T_{\rm j}$, average conduction losses $P_{\rm cond,avg}$ of one $T_{\rm s}$ can be obtained by the following equation.

$$P_{\rm cond,avg}(t) = I_{\rm out}(t)^2 \cdot D(t) \cdot R_{\rm DS(on)}, \qquad t = n \cdot T_{\rm s} \quad (5)$$

Thus, device total average power losses $P_{\text{total,avg}}$, which is with the same frequency f_{mod} as modulation wave, can be obtained, so a large time-scale of a few ms is used to obtain device T_{j} . It is to be noted that the influence of T_{j} on E_{sw} and P_{loss} is also included in the obtained $P_{\text{total,avg}}$. In the proposed method, thermal simulation is decoupled from small time-scale simulation to get switching waveforms, so T_{j} can be obtained in a quicker way and the influence of L_{para} on device E_{sw} and T_{j} can be considered.

B. Validation

In order to validate the proposed approach, the above electrical circuit shown in Fig. 1 is simulated in LTSpice using SiC-MOSFET manufacturer model. Following parameter are used in the simulation: $V_{\rm in} = 600$ V, $L = 380\mu$ H, $C_{\rm L} = 2\mu$ F, $R_{\rm L} = 22\Omega$, $f_{\rm sw} = 50$ kHz, $f_{\rm mod} = 50$ Hz and $L_{\rm para} = 10n$ H.

As shown in Fig. 1b the current waveforms of output current I_{out} and device S1 current I_{S1} , in the first half cycle from $0-\frac{T_m}{2}$, MOSFET S1 switches at different I_{out} and I_{S1} flows through MOSFET channel. While in the second half cycle from $\frac{T_m}{2}$ - T_m , body diode of S1 switches at different I_{out} and I_{S1} flows through body diode, yielding different switching and conduction losses.

By averaging device power losses of one $T_{\rm s}$, the obtained S1 power losses waveforms are shown in Fig. 3 for a period of $T_{\rm m}$. The obtained power losses can then be represented by the mathematical functions in the form of a series of sinusoidal functions plus DC component in order to be used in the simulation. The amplitude of each sinusoidal function is $T_{\rm j}$ dependent to include its influence on device power losses.

Device T_j can then be obtained, where the comparison between the above two methods is shown in Fig. 4, which shows that device T_j obtained by the proposed method using average power loss corresponds well with the results when it is obtained by small time-scale simulation on instantaneous power losses. The time to obtain the above results by using instantaneous power losses is about 1600s while the time using proposed method is a few seconds, which proves the effectiveness of the proposed method. It is also shown in the results that the influence of device E_{sw} on its T_j is small (less than 0.2° C). Therefore, the proposed method is suitable for wide bandgap power semiconductor devices, whose E_{sw} is much smaller than Si devices.

The proposed approach is then implemented in the VP design tool, where SiC-MOSFET electro-thermal waveforms are presented.

III. SIC-MOSFET POWER CONVERTER ELECTRO-THERMAL PERFORMANCE EVALUATION IN VIRTUAL PROTOTYPING DESIGN TOOL

A. SiC-MOSFET modelling in virtual prototyping design tool

Power electronics systems can be virtually represented in the VP design tool. Different components of the half-bridge circuit shown in Fig. 1a are modelled by different modelling techniques in the VP design tool. For the parts like PCBs and heatsinks, they are represented by their physical models







(b) SiC-MOSFET modelling

Fig. 5: Modelling a half-bridge circuit in VP design tool

which capture their 3D geometry and materials, because they can determine both parasitic impedance (Z_{para}) and thermal impedance (Z_{th}) of the system, which influence further power converter electro-thermal performance. In the developed VP design tool, Partial Element Equivalent Circuit (PEEC) method is used for electromagnetic simulation while Finite-Difference Method (FDM) is used for thermal simulation.

For the passive device such as capacitor and active device such as power semiconductor device and their gate drivers, they can be represented by behavioural models, because their dimensions are normally fixed. A 1200V/60A SiC-MOSFET (C2M0040120D) is modelled in the design tool by using a behavioural model as that presented in [7], where an equivalent TABLE I: Parameters using in eq.(6) to model device $I_{\rm D}$ - $V_{\rm DS}$ characteristics (various units without physical meaning)

a	b	c	d	e	f	g
15.09	7.52	2.25	0.004	1.49	0.9	1

TABLE II: Parameters using in eq.(7) to model device $C-V_{DS}$ characteristics (various units without physical meaning)

ac	bc	cc	dc	ec	fc	gc	hc
8.57×10^{-10}	18.1	0.27	7.53	0.5	1.9×10^{-9}	2	0.47

circuit is shown in Fig. 5b. Branches $b_{C_{gd}}$, $b_{C_{gs}}$, $b_{C_{ds}}$ and b_{rch} with electrical nodes D, G and S represent device electrical characteristics; while branch b_{loss} with electrical nodes ntj and nts represent device thermal characteristics.

Following equations are used to express device $I_{\rm D}$ - $V_{\rm DS}$ and C- $V_{\rm DS}$ characteristics, where the parameters in those equations can be obtained by fitting method and they are given in TABLE I and TABLE II.

$$I_{d1} = a \cdot log(1 + exp(\frac{V_{GS} - b}{c}))^e \cdot (1 + d \cdot V_{DS})$$

$$I_{d2} = -a \cdot log(1 + exp(\frac{V_{GS} - b - f \cdot (V_{DS})^g}{c}))^e \quad (6)$$

$$\cdot (1 + d \cdot V_{DS})$$

$$I_D = I_{d1} + I_{d2}$$

$$C_{\rm gd} = ac \cdot (1 + V_{\rm DS} \cdot (1 + bc * \frac{1 + tanh(cc * (V_{\rm DS} - V_{\rm GS}) - dc)}{2}))^{-ec} + 1e - 12$$
$$C_{\rm ds} = \frac{fc}{(1 + \frac{V_{\rm DS}}{gc})^{hc}}$$
$$C_{\rm gs} = 1.88 \times 10^{-9}$$
(7)

The comparison between the model and datasheet values on device characteristics are shown in Fig. 6, where they are represented generally well by the model.

Behavioural and physical models in the VP design tool are linked by electrical and thermal boundaries for electrical and thermal simulation. Model order reduction (MOR) technique is applied to reduce the number of equations generated by the physical model in order to accelerate simulation speed [6]. It is applied a PRIMA algorithm [8] for electromagnetic order reduction and an Arnoldi MOR algorithm [9] for thermal order reduction.

B. SiC-MOSFET model validation

As shown in Fig. 7, a virtual prototype of SiC-MOSFET half bridge circuit is built in the VP design tool to represent the real prototype. PCB tracks, heatsink and device packages are modelled by giving their geometries in the VP design tool. Other parts such as C_{bus} , load, SiC-MOSFETs and their



Fig. 6: Comparison between the model and the datasheet values on device $I_{\rm D}$ - $V_{\rm DS}$ and C- $V_{\rm DS}$ characteristics

associated gate drivers are modelled by using behavioural models in the form of the equivalent circuits.

As shown in Fig. 7c and in Fig. 7d, electrical boundaries and thermal boundaries are used to link physical model and behavioural model for electro-thermal simulation.

The flowchart to obtain power converter electro-thermal waveforms in VP design tool is illustrated in Fig. 8. VP design tool is able to generate Z_{para} of the switching loop (mainly parasitic inductance L_{para} is considered). Using the presented SiC-MOSFET model, device electrical switching waveforms can be obtained under different I_{out} by a small time-scale simulation. An automated post-processing script using the presented multi time-scale approach is applied to obtain $P_{\rm sw,avg}$ and $P_{\rm cond,avg}$, whose values are used in thermal branch b_{loss} of the model (see Fig. 5b). Therefore, a large time-scale is used to obtain device $T_{\rm i}$ waveforms by using $Z_{\rm th}$ generated by the VP design tool.

When $V_{\rm in} = 300$ V, the comparison between the simulation and measurement on device switching waveforms when it switches at $I_{\rm D} = 10$ A (external gate resistance is 10 Ω) and $I_{\rm D} = 15 \text{A}$ (external gate resistance is 0Ω) is shown in Fig. 9 and in Fig. 10 respectively, where good switching transitions and resonance frequency are represented, which shows a reliable device model and accurate extraction of switching loop







Thermal Boundar

(c) Electrical boundaries linking phys- (d) Thermal boundaries linking physical model and behavioural model

ical model and behavioural model

Fig. 7: SiC-MOSFET half bridge real prototype and virtual prototype



Fig. 8: Flowchart to obtain power converter electro-thermal waveforms in VP design tool

 L_{para} in the design tool.

When external gate resistance is 10 Ω , devices total switching losses when it switches at 200V and 300V can then be obtained. It is shown in Fig. 11 the comparison between the measurement and the simulation, where E_{sw} of the measurement is estimated accurately in the VP design tool.

In order to validate device thermal waveforms, the presented power converter is operated in buck mode, in which S1 is in hard turn-ON and turn-OFF switching and S2 serves as a synchronous rectifier. device S1 is switched at 50kHz and with a constant duty cycle 25%. Dead time of control signals of S1 and S2 is set to be 150ns. Power losses of S1 is estimated to be $P_{\rm loss,S1} = P_{\rm loss,sw} + P_{\rm loss,cond} = 1 + 0.25 = 1.25 W$ and Power losses of S2 is estimated to be $P_{\rm loss,S2} = P_{\rm loss,sw} +$ $P_{\rm loss,cond} = 1 + 0.9 = 1.9 W$ (including the influence of dead time).

The comparison between the measurement and the sim-



Fig. 9: Comparison between the simulation and measurement when device switches at $V_{\rm DS}=300$ V, $I_{\rm D}=10$ A

ulation on device and using heatsink temperature is shown in Fig. 12b, where temperature is measured by an infrared thermal camera in experiment and boundary condition is set to be natural cooling in simulation (with convection coefficient $10W/m^{2.\circ}C$). As shown in the mapping temperature colourbar, the difference between the measurement and simulation on obtained device and heatsink temperature is within 2°C, which shows an accurate estimation of heatsink thermal impedance $Z_{\rm th}$. In order to compare packaging temperature with the measurement, detailed device packaging as that shown in [10] can be modelled in the VP design tool.

C. L_{para} influence on power converter electro-thermal performance

In order to investigate on L_{para} influence on power converter electro-thermal performance, device electro-thermal waveforms of two positions are compared. In position 2, distance between S1 and S2 is increased to 1cm more than its original position (position 1) shown in Fig. 7a.

When $V_{\rm in} = 600$ V and $I_{\rm out} = 10$ A, device switching waveforms of the two positions are compared in Fig. 13, where it is shown that as distance between devices S1 and S2 increases, the $L_{\rm para}$ of the switching unit increases, causing a slower switching transition and LC resonance frequency. Device switching losses are then compared in Fig. 14 between the two positions. In position 2, as $L_{\rm para}$ increases, device $V_{\rm DS}$ voltage drop increases during turn-ON transition. Therefore,



(b) Turn-OFF switching

Fig. 10: Comparison between the simulation and measurement when device switches at $V_{\rm DS} = 300$ V, $I_{\rm D} = 15$ A



Fig. 11: E_{sw} comparison between the simulation and the measurement

turn-ON switching losses $(E_{\rm sw,ON})$ due to the overlap of $V_{\rm DS}$ and $I_{\rm D}$ decreases in position 2 because of this snubber effect of $L_{\rm para}$.

Device losses and its T_j of the two positions are then compared when they are operated in a sinusoidal PWM modulated DC-AC inverter (same parameters as presented in section II-B), in which the results are presented in Fig. 15. As two devices operate in a sinusoidal PWM inverter, one device has more losses than the other at one half period of modulation wave. As devices have less E_{sw} in position



(a) Measurement results



(b) Simulation results

Fig. 12: Comparison on device temperature between the measurement and the simulation

2, their T_j are estimated to be 8°C less than position 1. Obtained device T_j and heatsink temperature in the VP design tool of the two positions are illustrated in Fig. 16. Even though the increase of L_{para} in the switching unit lowers down device T_j and heatsink temperature, it might lead to electromagnetic interference problem, which will be analyzed in future communications.

Simulation time to obtain the above electro-thermal waveforms are about 6mins, which includes generating electrothermal equations, applying MOR to reduce equation size, 1nstime-scale to obtain device switching losses under different currents and 1ms time-scale to get device T_j waveform until thermal steady state (1000s). This helps designers to obtain results more quickly than SPICE-type (Z_{para} and Z_{th} need to be predetermined) and Ansys-type (device losses need to be predetermined) simulation software.

IV. CONCLUSION

A multi time-scale simulation approach is proposed in the paper to decouple electrical and thermal simulation. In



Fig. 13: Comparison between the device switching waveforms of different positions at $V_{\rm DS} = 600$ V, $I_{\rm D} = 10$ A in VP design tool



Fig. 14: Device switching losses comparison of different positions in VP design tool

this approach, device switching losses E_{sw} by taking into account of the influence of parasitic inductance L_{para} is at first obtained by a small time-scale simulation. Afterwards, device power losses waveform, which is as the same frequency as power converter modulation waveform, can be obtained by averaging its switching losses and conduction losses of one switching period. Therefore, thermal simulation is decoupled from electrical simulation, so simulation speed is accelerated to obtain power converter electro-thermal waveforms. This approach is validated to estimate device junction temperature



Fig. 15: Estimated device $P_{\text{total,avg}}$ and T_{j} in VP design tool

 $T_{\rm j}$ by comparing with a method, where thermal result is based on device instantaneous power losses of electrical simulation.

The approach is then implemented in a virtual prototyping (VP) design tool, in which a SiC-MOSFET behavioural model is developed. By comparing with the measurement on device switching waveforms and device temperature, it is shown that the presented SiC-MOSFET device model together with the 3D electro-thermal geometry is reliable to estimate power converter electro-thermal waveforms in the VP design tool.

Following by that, a SiC-MOSFET sinusoidal PWM modulated DC-AC inverter is evaluated by using the developed VP design tool. Distances between two devices in the switching unit is increased to 1cm more than their original positions, which brings more L_{para} in the switching unit. When L_{para} increases, device E_{sw} decreases because of this snubber effect, resulting in lower T_j and heatsink temperature when system reaches thermal steady-state.

By using the proposed multi time-scale approach in the VP design tool, simulation time to obtain power converter electrothermal waveforms are faster than SPICE-type and Ansys-type simulation softwares.

ACKNOWLEDGMENT

This work was funded by the UK Engineering and Physical Sciences Research Council (EPSRC) through research grant [EP/K03504/1]. The authors would like to thank all the partners of the project Multidomain Optimization and Virtual Prototyping for High-Density Power Electronics Systems for technical discussions.

REFERENCES

- H. A. Mantooth and A. R. Hefner, "Electrothermal simulation of an IGBT PWM inverter," *IEEE Transactions on Power Electronics*, vol. 12, pp. 474–484, May 1997.
- [2] J. Ye, K. Yang, H. Ye, and A. Emadi, "A Fast Electro-Thermal Model of Traction Inverters for Electrified Vehicles," *IEEE Transactions on Power Electronics*, vol. 32, pp. 3920–3934, May 2017.
- [3] Z. Zhou, M. S. Kanniche, S. G. Butcup, and P. Igic, "High-speed electrothermal simulation model of inverter power modules for hybrid vehicles," *IET Electric Power Applications*, vol. 5, pp. 636–643, September 2011.
- [4] J. Reichl, J. S. Lai, A. Hefner, J. M. Ortiz-Rodríguez, and T. Duong, "Design Optimization of Hybrid-Switch Soft-Switching Inverters Using Multiscale Electrothermal Simulation," *IEEE Transactions on Power Electronics*, vol. 32, pp. 503–514, Jan 2017.



(a) Position 1



(b) Position 2

Fig. 16: Comparison on device T_j and heatsink temperature of different positions

- [5] K. Li, P. Evans, and M. Johnson, "SiC and GaN power transistors switching energy evaluation in hard and soft switching conditions," in 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), pp. 123–128, Nov 2016.
- [6] P. Evans, A. Castellazzi, and C. Johnson, "Design Tools for Rapid Multidomain Virtual Prototyping of Power Electronic Systems," *Power Electronics, IEEE Transactions on*, vol. 31, pp. 2443–2455, March 2016.
- [7] K. Li, P. Evans, and M. Johnson, "Developing Power Semiconductor Device Model for Virtual Prototyping of Power Electronics Systems," in 2016 IEEE Vehicle Power and Propulsion Conference (VPPC), pp. 1– 6, Oct 2016.
- [8] A. Odabasioglu, M. Celik, and L. T. Pileggi, "Prima: passive reducedorder interconnect macromodeling algorithm," in *Computer-Aided De*sign, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Conference on, pp. 58–65, Nov 1997.
- [9] T. Bechtold, E. B. Rudnyi, and J. G. Korvink, Fast Simulation of Electro-Thermal MEMs. Freiburg: Springer, 2006.
- [10] C. M. Johnson, A. Castellazzi, R. Skuriat, P. Evans, J. Li, and P. Agyakwa, "Integrated High Power Modules," in 2012 7th International Conference on Integrated Power Electronics Systems (CIPS), pp. 1–10, March 2012.