EEE Access

Received 13 September 2023, accepted 2 October 2023, date of publication 10 October 2023, date of current version 19 October 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3323599

RESEARCH ARTICLE

Design Analysis of SiC-MOSFET Based Bidirectional SSPC for Aircraft High Voltage DC Distribution Network

F[A](https://orcid.org/0000-0002-2141-8735)TMA A. KHERA^{©[1](https://orcid.org/0000-0002-0508-7198),2}, SERHIY BOZHKO^{©1}, (Senior Member, IEEE), AND PAT WHEELER^{®[1](https://orcid.org/0000-0003-0307-581X)}, (Fellow, IEEE)

¹Power Electronics, Machines and Control Research Group (PEMC), University of Nottingham, NG7 2RD Nottingham, U.K. ²Electrical Power and Machines Engineering Department, Tanta University, Tanta 31111, Egypt

Corresponding author: Fatma A. Khera (Fatma.khera@gmail.com)

ABSTRACT Research on electric power systems (EPSs) for the aviation industry has recently grown significantly due to the need to reduce global CO2 emissions from transportation. To fulfill the power requirements of a more electric aircraft (MEA), DC power distribution has emerged as a potential solution. However, the progress of DC distribution faces significant difficulties related to system protection. Solidstate power controllers (SSPCs) are being considered in these applications due to their ability to provide fast-tripping mechanisms for system protection. Although SSPCs have been successfully implemented in low voltage DC 28V aircraft networks, their application in high voltage systems (270 V, \pm 270 V, or higher) presents challenges, such as over-voltage and excessive power loss, particularly for high-power applications. This paper focuses on the development of SSPCs for a 270 V DC system with a current rating of 125 A / 250 A. The paper presents designs for over-voltage suppression and thermal management of the SSPCs. The study also includes a comparative analysis of using a different number of SiC MOSFET modules connected in series and parallel and their effect on the cooling requirements and circuit temperature to assess power losses, power density, weight, and cooling requirements for the SSPCs. A prototype of the proposed SSPC has been built for experimental validation. Results show effective over-voltage suppression to 480 V and quick interruption capabilities with trip currents of 250 A and 375A within time intervals of 160 μ s and 300 μ s, respectively, for line inductance of 105 μ H. The circuit withstands energy up to 22.5 J for a breaking current of 375 A.

INDEX TERMS Electric power systems, more electric aircraft, solid-state power controllers SSPCs, thermal design, SiC MOSFET, dc distribution, cooling requirements.

I. INTRODUCTION

The shift in the aviation industry towards more electric aircraft (MEA) technology necessitates substituting conventional aircraft equipment with their electrical counterparts, such as power sources, converters, and protection devices [\[1\],](#page-11-0) [\[2\],](#page-11-1) [\[3\],](#page-11-2) [\[4\],](#page-11-3) [\[5\],](#page-11-4) [\[6\]. Th](#page-11-5)e main aim of this transformation is to reduce the carbon footprint of the aviation sector while concurrently increasing efficiency and reducing the weight of new aircraft [\[7\]. A](#page-11-6)dditionally, MEA technology

The associate editor coordinating the review of this manuscript and approving it for publication was Khaled Ahmed

presents advantages such as decreased noise and vibration, and improved reliability relative to existing systems [\[8\],](#page-11-7) [\[9\].](#page-11-8)

The existing electric power systems (EPS) found in more electric aircraft are discussed in [\[2\]. Th](#page-11-1)e conventional system relies on an AC configuration, as seen in aircraft such as B737 which uses constant frequency based electrical system (115 V, 400 Hz). However, this configuration suffers from low power density [\[10\]. T](#page-11-9)o improve the power density and efficiency, the MEA has started incorporating a high DC voltage alongside the AC system, creating a hybrid configuration that combines both AC and DC systems [\[2\],](#page-11-1) [\[9\].](#page-11-8) A 115 V/320-800 Hz AC and 270 V DC system has been used

recently in F35 from Lockheed Martin [\[11\], a](#page-11-10)iming to reduce the weight of the overall aircraft cables. Moreover, 230 V / 320-800 Hz AC and a 540V $(\pm 270 \text{ V})$ DC system, which is used in B787, has been employed to further decrease current, resulting in reduced system weight and improved cooling requirements [\[10\]. T](#page-11-9)he choice between 270 V and 540 V depends on the aircraft's AC voltage network, which is either 115 V or 230 V. Detailed information about these two hybrid scenarios can be found in [\[2\]. T](#page-11-1)he using of a purely DC-based EPS is seen as a promising architecture for MEA, with proposal for a ± 270 V system emerging in various projects [\[9\],](#page-11-8) [\[10\]. H](#page-11-9)owever, it is worth noting that the partly or all DC based EPSs encounter challenges related to high fault current caused by large DC-link capacitors and low fault impedance. Furthermore, the absence of zero-crossing points in the DC load current poses a challenge for traditional protection methods. Mechanical circuit-breakers (MCB), commonly used in AC systems, rely on zero-crossing points to interrupt the current flow effectively [\[12\],](#page-11-11) [\[13\],](#page-11-12) [\[14\]. H](#page-11-13)owever, in a DC based EPS, an alternative protection technology that can interrupt the current without relying on zero-crossing points is required. The emerging technology of solid-state power controllers (SSPCs) can provide faster protection times compared to MCB, typically in the range of tens or hundreds of microseconds. Therefore, SSPCs have been considered for MEA applications [\[15\],](#page-11-14) [\[16\]. S](#page-11-15)SPC offers advantages such as faster response, precise current limiting, and the ability to interrupt fault currents. They can be designed to detect fault conditions and quickly turn-off the current [\[17\].](#page-11-16)

SSPCs are typically composed of one or more semiconductor devices connected in series or/and parallel. However, they suffer significantly higher conduction loss compared to MCBs. In contrast, the hybrid power controller (HPC) combines the strengths of both MCB and SSPCs [\[18\]. H](#page-12-0)owever, a high-speed mechanical switch is required to achieve fast turn-off time and avoid oversizing the solid-state part in the HPC. Designing and operating the HPC is complex and costly when compared to the SSPCs and MCB, while aiming for the same functionalities [\[19\].](#page-12-1)

The literature review presented in [\[20\]](#page-12-2) examined various aspects related to SSPCs, which included power semiconductor technologies, circuit configurations, overvoltage clamping circuits, gate drivers, and fault detection methods [\[14\],](#page-11-13) [\[20\],](#page-12-2) [\[21\],](#page-12-3) [\[22\],](#page-12-4) [\[23\],](#page-12-5) [\[24\],](#page-12-6) [\[25\],](#page-12-7) [\[26\]. D](#page-12-8)ifferent semiconductor technologies were discussed, each with their advantages and limitations. For aircraft applications, Si IGBT could be a suitable option for high current and high voltage applications $[27]$, but it is challenged by high conduction loss (which is the main loss in the SSPC), leading to lower efficiency. In contrast, Wide Band Gap (WBG) devices such as GaN and SiC MOSFETs got attention due to their low ON-state resistance, resulting in reduced conduction losses. However, GaN was considered more suitable for low current applications due to its no high current limited availability in the market. A study implemented the SSPC using GaN devices, which was successfully developed and tested

for a DC system voltage of 300 V and a turn-off current of 45 A [\[28\]. F](#page-12-10)or low and medium current applications, SiC MOSFETs emerged as a good choice. In [\[15\], t](#page-11-14)he design of the SSPC utilizing SiC MOSFETs was presented and experimentally validated for 600 V, 60 A, and a turn-off of 180 A. In [\[29\], t](#page-12-11)he SSPC based on SiC MOSFETs was described, offering a 540 V and 100 A capacity, with a turn-off test capability of 150 A. However, despite the comprehensive review, there is a lack of existing research that specifically investigates and provides a design analysis of SSPCs utilizing different semiconductor devices. The SSPC functions as a semiconductor switch that remains in an ON state, allowing continuous current flow. It is capable of handling breaking currents that are between $2 \times$ to $12 \times$ of the nominal current [\[29\],](#page-12-11) [\[30\],](#page-12-12) [\[31\]. F](#page-12-13)or a 270 V DC system, the nominal current is in the order of tens/hundreds of amperes. Consequently, the semiconductor components utilized in the SSPC must be capable of withstanding nominal, overcurrent levels and short circuit currents.

This paper presents novel findings from an in-depth investigation of SSPC utilizing varying numbers of semiconductor components to manage losses, which has not been previously explored by other researchers. To handle high current levels, parallel SiC MOSFET modules can be used [\[20\]. B](#page-12-2)y connecting additional devices in parallel, the resistive behaviour of SiC MOSFETs results in reduced losses. The study takes into account the trade-off between the number of parallel SiC MOSFETs and the cooling system requirements. The research investigates a comprehensive analysis of how the number of series and parallel components impacts thermal capability, cooling demands, weight, and power density during normal and overload current conditions. The design is for a 270 V, 125 A SSPC capable of withstanding overcurrent of 250 A for 2 minutes, providing protection between the 270 V DC bus and load.

The paper is structured in the following manner: In Section [II,](#page-1-0) the SSPC design specifications and topology selection for SSPC are outlined. Section [III](#page-2-0) presents the selection of the semiconductor device, estimation of conduction loss, the necessary cooling, thermal evaluation, and simulation tests from thermal aspect. A detailed explanation of the overvoltage protection mechanism can be found in Section [IV.](#page-6-0) Section [V](#page-8-0) contains the test circuits and experimental results. Lastly, Section [VI](#page-11-17) provides the conclusions of the study.

II. SSPC DESIGN REQUIREMENTS AND TOPOLOGY SELECTION

The design requirements of the SSPC considered in this paper are listed in Table [1,](#page-2-1) outlining the required functions. The SSPC is designed for 270 V DC system which can be formed as unipolar 270 V (or bipolar \pm 135 V). The design faces challenges due to the need for high efficiency, specific overcurrent characteristics, and natural convection cooling. The SSPCs are intended to operate at a nominal current *Inom* of 125 A in 85 ◦C ambient temperature. Additionally, the

SSPC should be appropriately rated to handle overload and short-circuit current conditions, as specified in Table [1.](#page-2-1) It is expected that the SSPC can handle 150% *Inom* (187.5 A) for 10 mins, 200% *Inom* (250 A) for 2mins, and 300% *Inom* (375 A) for 1msec, while maintaining a temperature below the specified limit.

In [\[20\], v](#page-12-2)arious commonly employed topologies for SSPCs have been discussed. One of these topologies, shown in Fig. [1,](#page-2-2) consists of a power semiconductor switch combined with an overvoltage protection device that acts as an energy absorption unit. The reason for choosing this topology is its advantages, including reliability, simplicity, and minimal component requirements. To illustrate that, Fig. [1](#page-2-2) shows a bidirectional SSPC based on SiC MOSFETs, where two semiconductor devices are required to be connected in an anti-series configuration. When both MOSFETs are simultaneously turned on, the current flows through the MOSFETs' channels instead of the body diode. This behavior is due to the bidirectional characteristic of the MOSFET body. In scenarios where the current demand exceeds the capacity of an individual branch/channel, multiple channels of the SSPC can be connected in parallel. This arrangement effectively minimizes conduction loss due to the resistance ON-state characteristic of the MOSFET.

III. SEMICONDUCTOR DEVICES SELECTION, LOSS ESTIMATION, AND COOLING REQUIREMENTS

The main objective of this section is to describe the specific requirement for achieving high efficiency by carefully choosing the main semiconductor devices and providing the cooling requirements. Additionally, this section emphasizes how the utilization of parallel and series semiconductor devices affects the conduction loss, efficiency and power density.

A. SEMICONDUCTOR DEVICES SELECTION

The performance of the SSPC is greatly influenced by the selection of the semiconductor components, as the power loss is mainly determined by the conduction and switching characteristics of the semiconductor. SiC MOSFET modules with high power capabilities have advantageous characteristics such as low ON-state resistance, minimized conduction loss, and a higher maximum junction temperature [\[32\]. T](#page-12-14)he choice of these modules depends on their ON-state resistance and current rating. SiC discrete devices, on the other hand, are only available for low current ratings up to 125 A. Consequently, a number of parallel discrete devices must be used, leading to increased design complexity. Power modules, which offer high current ratings, are a preferable option in such cases. A survey was conducted on SiC manufacturers, including ROHM, On Semi, Cree, Infineon, Microchip, IXYS, and GeneSic. The commercial devices from these manufacturers have voltage ratings ranging from 650 V to 1.7 kV. The devices selected for this study were from Cree and Microchip due to their high current rating availability. The commonly available structure of these modules is in the

TABLE 1. Specifications of SSPC.

FIGURE 1. Bidirectional SSPC.

FIGURE 2. Module configurations, a) half-bridge and b) dual-common source.

form of half-bridge configurations, requiring two anti-series devices to obtain the SSPC shown in Fig. [1.](#page-2-2) Microchip also provides dual-common source modules, which can be connected as two anti-series switches, thus requiring only one module for the SSPC. Fig. [2](#page-2-3) provides the module configurations, half-bridge and dual-common source. Table [2](#page-4-0) gives the main specifications of the selected modules.

It is important to note that the semiconductor devices of SSPCs are normally ON during normal operation. Therefore, the predominant loss of the SSPC is the conduction loss. Since the device is only turned on or off when inserting/removing the SSPC from the circuit, the switching loss becomes negligible and can be disregarded.

B. LOSS CALCULATIONS

To determine the conduction loss of a SiC MOSFET, it is necessary to take into account the current flow and the conditions of the gate drive signal. The MOSFET can carry current in both forward and reverse directions when the gate signal is forward bias. Conversely, when the gate signal is reverse biased, only the body diode is able to conduct reverse

FIGURE 3. Current directions in MOSFET and its body diode.

current [\[33\]. T](#page-12-15)he current direction in the MOSFET is illustrated Fig. [3,](#page-3-0) when the gate signal is forward bias, the forward current flows through the MOSFET (as illustrated by green color), while the reverse current can flow through two paths (as illustrated by red color). At lower levels of current, the current passes through the MOSFET channel exclusively, while at higher current levels, it becomes distributed between the MOSFET channel and the body diode. The diode starts to conduct current when the voltage drop across the MOSFET goes higher than the diode threshold voltage. Normally, the reverse current does not flow through the body diode due to its relatively high threshold voltage, which typically falls within the range of 1.5 V to 3 V. As a result, the point at which current sharing (between the MOSFET channel and body diode) shifts towards higher current levels. The sharing of the reverse current I_R between the MOSFET I_{DS} and the diode I_f can be expressed by:

$$
V_{DS} = I_{DS}R_{DS-on}
$$

\n
$$
V_{DS} = V_{fo} + I_f R_f
$$

\n
$$
I_R = I_{DS} + I_f
$$
\n(1)

where *VDS* is the voltage drop across the MOSFET during turn on condition. V_{fo} , and R_f donate the device threshold voltage, and ON-state resistance of the diode, respectively. *RDS*−*on* represents the MOSFET ON-state resistance. The parameters *Vfo*, *R^f* , and *RDS*−*on* can be calculated from the device datasheet according to their corresponding curves. The MOSFET generates a voltage drop *VDS* on *RDS*−*on* as the current I_{DS} passes through it, as shown in (1) . Initially, the current I_f remains at zero until the voltage V_{DS} exceeds V_{fo} as the current I_R reaches a certain level, it splits between the MOSFET and the diode, with the distribution dependent on the values of *Vfo*, *R^f* , and *RDS*−*on*. It is worth mentioning that the current will mainly go through the MOSFET rather than the diode due to high voltage drop of the diode for all selected modules in Table [2.](#page-4-0) The ON-state resistance for the MOSEFT is considered the same in both forward and the reverse conduction when calculating the conduction loss. The ON-state loss can be calculated for one switch by [\(2\),](#page-3-2) where *ILine* is the line current passing through the SSPC. The total conduction loss is given by (3) for n parallel channels of MOSFETs with two anti-series MOSFETs per channel. It can be seen that the total conduction loss for the MOSFET based SSPCs decrease as the number of parallel channels (n) increases.

$$
P_{on} = R_{DS-on} \times (I_{Line}/n)^2
$$
 (2)

$$
P_{loss-total} = 2 \times n \times P_{on} = 2 \times R_{DS-on} \times I_{Line}^2 / n \qquad (3)
$$

C. COOLING REQUIREMENTS

To ensure that the design keeps the junction temperature of the semiconductor devices under the maximum limit, a thermal model is needed. The junction-case thermal impedance R_{th-jc} , which is an inherent parameter specific to each device and provided in Table [2,](#page-4-0) cannot be changed. Heatsinks are typically employed to facilitate effective heat transfer from the semiconductor devices to the surrounding environment. The design, shape, and material of the heatsink naturally impact the heat transfer process. By varying the thermal impedance of the heatsink, denoted as *Rth*, the heat transfer, and the junction temperature can be regulated.

In this design, as the cooling requirements are limited to natural convection, the weight of the SSPC unit will be significant, resulting in a low power density. However, it is widely acknowledged that incorporating liquid-cooled plates or fans-based cooling can significantly reduce weight and enhance power density.

First, consider that the SSPC is designed with one channel, and assume that the SSPC modules are placed on a single heatsink, in the case of using half-bridge configuration, two modules connected in anti-series are required, resulting in the presence of four SiC MOSFETs with 4 thermal resistances, as illustrated in Fig. [4a.](#page-4-1) While in the case of using dual-common source configuration, one module is required, resulting in the presence of two SiC MOSFETs with two thermal resistances, as illustrated in Fig. $4b$. Equations (4) and [\(5\)](#page-3-5) have been used to determine the heatsink thermal impedance R_{th} and the junction temperature T_i respectively.

$$
R_{th} = \frac{T_h - T_a}{P_{loss - total}}
$$
\n⁽⁴⁾

$$
T_j = P_{loss-i} \times R_{th-jc} + T_c \tag{5}
$$

where *Ploss*−*total* is the total loss of MOSFETs sharing the same heatsink unit. *Ploss*−*ⁱ* is the power loss of one switch. R_{th} is calculated to keep the device has T_j less than or equal to 125 \degree C, at 85 \degree C ambient temperature T_a . For simplicity, it is assumed that the heatsink temperature T_h equals case temperature T_c . Table [3](#page-5-0) gives the calculated conduction loss; heatsink temperature and the required heatsink thermal resistance for each device for an 85 \degree C an ambient temperature T_a . As the SSPC should handle $2 \times I_{nom}$ for 2 mins, the calculations given in Table [3](#page-5-0) are based on 2×*Inom*. Devices with dual-common structures have lower loss than devices with half-bridge structures due to the use of half as many series switches in the channel. Therefore, the calculated heatsink thermal resistance required for dual-common configuration is higher than that required for the devices with half-bridge

TABLE 2. The specifications of the selected modules.

FIGURE 4. Description of thermal resistances of SSPC using half-bridge and dual-common source modules.

FIGURE 5. SSPC of Multiple channels, a) two channels and b) 3 channels.

configuration, which means that better cooling and reduced heatsink weight.

The results have been calculated for multiple channels, 2 and 3 channels that are illustrated in Fig. [5.](#page-4-2) From Table [3,](#page-5-0) as the number of channels increases, the power loss for each channel and the total loss decreases. As a result, the required heatsink thermal resistance will rise, resulting in a lighter heatsink. The semiconductor devices that have

dual-common configuration provide the lowest conduction loss and then improved heatsink thermal resistance. The SiC dual-common MOSFET module MSCSM70DUM017AG from Microchip is considered the best choice and the dualcommon MSCSM70DUM025AG is the second option.

D. HEATSINK SELECTION

In this section, the calculations were performed to determine the power loss (using (2) and (3)), heatsink temperature (using [\(4\)\)](#page-3-4), and the necessary thermal resistance of the heatsink (based on (5)) for varying configurations of SiC MOSFET modules with 1, 2, and 3 channels. Heatsink thermal resistance R_{th} is determined to keep the device has junction temperature T_j less than or equal to 125 °C, at 85 \degree C ambient temperature T_a . The analysis revealed that the modules featuring dual-common structures exhibit lower loss, higher thermal resistance, and lower cooling requirements compared to those with half-bridge structures. Moreover, with an increasing number of channels, the loss per channel and the overall loss both decrease, resulting in a lighter heatsink. Consequently, the dual-common SiC modules MSCSM70DUM017AG were chosen for the design of SSPC. The performance can be enhanced by adding more channels, but this improvement comes at the expense of higher costs for SiC modules and the SSPC unit. Since high current SiC modules, especially dual-common modules, are not widely available in the market, the choice of heatsink is presently limited to either 1 or 2 channels. In each scenario, the heatsink selection is based on the thermal resistance values calculated in Table [3.](#page-5-0)

Table [4](#page-5-1) shows the product number of the selected heatsink. The approximated total weight (including heatsink and semiconductor devices weight) has been calculated for the two cases, 1 and 2 channels. For No. channel $= 1$, the heatsink from ABL supplier is selected, part number 177ABL with dimensions $300 \times 300 \times 83$ mm³. While for No. channel = 2, the heatsink from ABL supplier is selected, part number 180AB with dimensions $215 \times 200 \times 77$ mm³. The total

TABLE 3. The calculated power loss and heatsink requirements for different number of channels.

TABLE 4. Heatsink selection, total weight, and power density for No. $Channel = 1$ and 2 when using MSCSM70DUM017AG.

weight required for number of channels $= 2$ is approximately 3.64 kg compared to 7.08 kg required for No. channels $= 1$, which considered as 48.5% weight saving.

In this work, natural convection cooling is necessary and consequently the heatsink will have a significant weight. However, if a fan or liquid cooled plate were used instead,

the weight could be greatly reduced, resulting in a higher power density. For example, if we use the liquid cold plate Wakefield-Vette180-20-6C, which weighs 500 gm, this will result in a power density of over 30 kW/kg for the required power rating 33.75 kW for an SSPC with two channels. However, since the plate thermal resistance is 0.038 ◦C/W, the power rating would increase to 55 kW, resulting in a power density of 50 kW/kg.

E. SIMULATION RESULTS

PLECS software was used to carry out a thermal simulation of the SSPC. The objective of the simulation was to assess the thermal performance during steady-state performance of the SSPC and its behaviour when subjected to over-current conditions, specifically at 2× *Inom* continuing for 2 mins. The schematic of the system is shown in Fig. [6.](#page-6-1) The inductance *LDC* and resistance *RDC* represent the inductance and resistance of the DC-bus and parasitic wiring found within the system, and *RLoad* represents a steady state load. The fault is imposed with series resistance to limit the fault current to $2 \times I_{nom}$. The circuit parameters are given in Table [5.](#page-6-2)

In the first scenario, the simulation focused on a single module/channel with a heatsink of a thermal resistance of 0.138 ◦C/W (Table [4](#page-5-1)). As shown in Fig. [7,](#page-6-3) under steady-state conditions and at the nominal current, each MOSFET device exhibited a power loss of approximately 29 W, resulting in a total loss of 58 W. This caused the temperature of the heatsink

FIGURE 6. Schematic diagram of bidirectional SSPC with the 270 VDC.

TABLE 5. The simulation test parameters of SSPC.

| Components | Parameters | |
|--|-----------------------|--|
| DC voltage V_{DC} | 270 V | |
| Nominal current I_{nom} | 125 A | |
| Line inductance L_{DC} | $100 \mu H$ | |
| Line resistance R_{DC} | $100 \text{ m}\Omega$ | |
| Load resistance R_L | 2.16Ω | |
| SiC MOSFET Module | MSCSM70DUM017AG | |
| Junction case thermal resistance R_{th-ic} | 0.055 °C/W | |

to rise to 93 ◦C. When the current increases to twice the nominal value, the total power loss increases to around 240 W. Thus, the temperature of the heatsink rose to 118 \degree C, and the junction temperature of the device reached 123 ◦C. The simulation results match perfectly with those calculated in Table [3.](#page-5-0)

In the next case, two modules were connected in parallel, assuming the utilization of a heatsink assembly with a thermal resistance of 0.264 °C/W (Table [4\)](#page-5-1). As shown in Fig. [8,](#page-7-0) at the nominal current, each MOSFET device experienced a power loss of approximately 7.25 W, leading to a channel loss of 14 W and a total loss of 28 W. Consequently, the temperature of the heatsink rose to 92 ◦C. Under over-current conditions (twice the nominal current), the total power loss increased to approximately 120 W. This resulted in a temperature rise of the heatsink to 115 $°C$, while the junction temperature of the device reached 118 ◦C.

In conclusion, by doubling the number of parallel modules, the power loss was halved, leading to improved cooling requirements. Furthermore, this will lead to a 48.5% reduction in weight (considering both the heatsink and semiconductor components), and a 55.5% decrease in volume, taking the heatsink into account. However, it is worth to note that these benefits will come at the expense of increased overall cost, as the semiconductor expenses will be doubled.

IV. OVERVOLTAGE PROTECTION SCHEME AND INRUSH CURRENT LIMITING

A. OVERVOLTAGE PROTECTION SCHEME

The function of the SSPC is to connect/disconnect the load from the 270VDC distribution bus; the simplified schematic of the system is shown in Fig. [6.](#page-6-1) The SSPC must be capable of dissipating the inductive energy during turn-off and

FIGURE 7. Simulation results of the junction and heatsink temperatures and loss for No. channels $= 1$.

over current tripping. If this voltage surge is not adequately suppressed, the SSPC may experience failure, which would subsequently impact the entire EPS. To prevent overvoltage, various protective devices can be employed. These options include transient voltage suppression (TVS) diodes, metaloxide varistors (MOV), as well as snubber circuits such as RC, and RCD configurations.

As TVS devices are commonly used in aerospace applications due to their reliability at high operating temperatures [\[20\], a](#page-12-2) TVS device has been selected for this design. Fig. [9](#page-7-1) shows the SSPC current and the voltage during the fault condition. The below description explains the functioning of a SSPC with TVS diodes operating in the event of a fault.

- At time t_0 , a fault occurs across the load, causing the line current (*ILine*) to increase.
- As the fault current rises, it eventually reaches the overcurrent $(I_{OC}$, threshold current) at time t_1 . This triggers the SSPC to open and disconnect the load.
- Due to the rapid change in current (d*i*/d*t*) across the circuit's inductance *LDC*, an overvoltage occurs at the SSPC terminals. The overvoltage activates the TVS

FIGURE 8. Simulation results of the junction and heatsink temperatures and loss for No. channels $= 2$.

diodes, causing them to enter avalanche breakdown. This limits the voltage across the SSPC. The TVS diodes remain in avalanche breakdown as the current transitions from the SiC MOSFET modules to the TVS diodes.

- The avalanche breakdown of the TVS diodes continues until the fault current reaches zero at time t_2 .
- At *t*2, the TVS diodes exit avalanche breakdown, and the SSPC blocks the DC voltage until the fault across the load is cleared.

Equation [\(6\)](#page-7-2) can be used to estimate the time it takes for the fault current to reach zero (Δt) :

$$
\Delta t = t_2 - t_1 = \frac{L_{DC} \times I_{OC}}{V_{Cl-min} - V_{DC}}
$$
(6)

By substituting in the appropriate values into the formula, Δt can be calculated and the time needed for the fault current to return to zero during the circuit operation determined. Increasing the clamping voltage reduces the time needed to drive *ILine* to zero but increases the voltage stress on the MOS-FETs. When selecting TVS diodes, certain design guidelines should be followed. The minimum reverse breakdown voltage of the TVS diodes should be higher than the DC voltage.

FIGURE 9. The waveforms for fault transient for SSPC using TVS diode.

The minimum clamping voltage should be greater than the nominal bus voltage but lower than the MOSFET maximum voltage rating. It should also exceed the limits of overvoltage or transient condition that may occur in the DC bus. For a 270 V bus voltage, the maximum overshot voltage is 350V according to the MIL-STD-704F standard [\[34\]. T](#page-12-16)he acceptable peak clamp voltage ranges from 1.5 - 2 times the DC bus voltage. Finally, the TVS diodes instantaneous peak power and energy should not exceed the device limits.

The Little-fuse Company offers the AK10-380C TVS bidirectional diode [\[35\], w](#page-12-17)ith following specifications: 1) The TVS diode has a peak pulse current rating of 10 kA, 2) the standoff voltage is 380 V, thus the TVS diode can handle a voltage stress of 270 V when the SSPC is open, 3) the breakdown voltage (V_{br}) falls in the range of 401 V - 443 V, and 4) the maximum clamping voltage (V_{cl-max}) is 520 V at 10 kA maximum pulse current. The calculated clamping voltage range of the TVS diode is 416 V to 452 V, determined from (7) when the short circuit current I_{cl} is 1.25 kA. The maximum clamped voltage of 452 V which provides a 33% safety margin to the selected 700 V power modules.

$$
V_{Cl} = \frac{V_{Cl-max} - V_{br}}{10kA} * I_{Cl} + V_{br}
$$
 (7)

The peak pulse power reaches 520 kW with a maximum current of 1.25 kA and a minimum clamping voltage of 415V. For line inductance of 20 μ H, the required pulse width is calculated using (6) , which is 172 μ s.

TVS diode datasheet gives peak pulse power ratings based on the 8/20 μ s or 10/1000 μ s double exponential current waveform. However, in certain applications like SSPCs, the current waveform may be sawtooth or triangular. In the case of the double exponential curve, the withstand time is defined as the period in which the current reduces to half of its maximum value. Conversely, for the sawtooth curve, the withstand time is defined as the period in which the current decreases to zero. To address the variance between the actual sawtooth waveform and the specified exponential waveform, a normalization factor of 2.8 is used [\[17\],](#page-11-16) [\[36\]. T](#page-12-18)he pulse power curve from TVS datasheet is redrawn considering the

factor 2.8 as shown in Fig. [10,](#page-8-1) where the actual exponential curve is represented by the blue curve and the red one represents the sawtooth curve.

When the peak pulse power reaches 520 kW, the pulse width that the device can endure is approximately 625 μ s. This duration is roughly 3.6 times longer than the necessary time, indicating that the energy absorption requirement can be comfortably fulfilled. This excess energy margin permits the SSPC to operate in a different system with either 3.6 times the line inductance or 3.6 times the peak current.

B. INRUSH CURRENT LIMITING

Capacitive loads are frequently encountered in the MEA distribution system, resulting in the occurrence of inrush currents flowing through the SSPC during turn on. In such cases, it is crucial to address the issue of the inrush current that needs to be limited. To limit this inrush current, it becomes essential to implement a soft start-up scheme that regulates the rate at which the input current changes. There exist several methods to mitigate the inrush current problem as follows. These various solutions will be evaluated and considered in more detail in our extension research.

- The use of a pre-charge resistor [\[37\],](#page-12-19) [\[38\].](#page-12-20)
- • Gradual ramping of the gate drive voltage using an RC network [\[39\].](#page-12-21)
- Multiple switches operate in a phase-shifted sequence incorporating current limiting measures [\[40\].](#page-12-22)

V. TEST CIRCUITS AND EXPERIMENTAL RESULTS

The SSPC has been built to verify the analysis and simulations that have been described in the previous sections. The top and side views of the SSPC prototype are illustrated in Fig. [11.](#page-8-2) The main hardware components used are presented in Table [6.](#page-8-3) The DC source is formed using the parallel connection of two 15 kW bi-directional power supplies PSI 9360-120 when needed, each with a maximum current of 120 A.

The SSPCs were evaluated for their thermal capabilities for steady state test under two different levels of current: the nominal current *Inom* of 120 A and 2 times *Inom* which is 240 A. To test the turning off mechanism, the SSPCs were subjected to current levels of 2×*Inom* (∼240 A) and 3×*Inom* (∼370 A).

To conduct a steady state test, the SSPC terminals were connected in a short-circuit configuration. A low-voltage high-current DC source is used to maintain current regulation through the SSPC, which functions in current limiting mode. Fig. $12(a)$ provides a diagram of the steady-state test circuit. The amount of conduction loss in the SSPC is equal to that of a 33.75 kW load and a 67.5 kW load when operating with a current of 120 A and 2×120 A respectively. The results have been downloaded from the 200 MHz oscilloscope as Excel files which are re-drawn using MATLAB.

The first steady-state test case involves testing the SSPC at its nominal current rating *Inom* = 120 A (maximum current

TABLE 6. The main components of SSPC.

FIGURE 10. Typical dissipation power of AK10-380C diode.

FIGURE 11. Laboratory prototype of SSPC, a) Top view and b) side view.

rating of the DC supply). This is done to ensure that the SSPC can operate reliably and safely at its designed level. Fig. [13](#page-9-1) shows the steady state experimental result of continuous current of 120 A, including the line current, and the voltage

FIGURE 12. Circuit diagram of the test circuits a) Steady state test, and b) turn-off test.

drop measured on the SSPC terminals. The voltage drop of the SSPC is approximately 0.1885 V giving a conduction loss for the SSPC equals 0.1885×120 A = 22.6 W, the efficiency is 99.9%. This has been achieved due to the low on state resistance and dual-common source devices in the chosen semiconductor module.

The second steady-state test case involves testing the component at twice the nominal current 2×*Inom* ∼= 240 A (two parallel DC supplies). This is done to verify that the component can withstand higher current levels and that it can operate continuously at this level for 2 mins, as per the requirements. Fig. [14](#page-9-2) shows the steady state experimental result of turning on SSPC with continuous current of 240 A, including line current, and the voltage drop measured on the SSPC terminals. The voltage drop of the SSPC is approximately 0.38 V, giving a loss for the SSPC of 0.38×240 A = 91.2 W. The third steady-state test case involves testing the component with only one of its parallel modules turned on, at rated current of 120 A, as illustrated in Fig. [15.](#page-10-0) This is done to illustrate that with using two parallel modules can reduce power loss and increase efficiency, and to show the function of controlling each module by itself. The voltage drop of the SSPC is approximately 0.377 V giving a conduction loss for the SSPC of 0.377×240 A = 45 W, and then the efficiency is 99.85%. By comparing the power loss of the single-module configuration to that of the two parallel channels, it can be shown how the parallel configuration improves the performance.

The temperature rises of the heatsink can be approximately calculated by multiplying the power loss by the heatsink thermal resistance of 0.26 ◦C/W. The thermal status of the SSPC heatsink after continuous operation for 30 mins with currents of 120 A, 240 A, and 120 A (with only one module turned on) is shown in Fig. [16.](#page-10-1) The heatsink temperatures were measured

TABLE 7. Comparative evaluation of steady state test cases.

FIGURE 13. The steady state experimental result of SSPC with continuous current of 120 A.

FIGURE 14. The steady state experimental result of SSPC with continuous current of 240 A.

at 31.9◦C, 51.7◦C, and 35◦C, respectively, with an ambient temperature of 25◦C. For a continuous current of 240 A, the PCB temperature is slightly lower at 49.3[°]C in steady state, as shown in Fig. $16(d)$. Table [7](#page-9-3) summarizes the three steady state test cases.

The first turn-off test is performed at twice the nominal current (240 A), using two power supplies of PSI 9360-120 in parallel to generate the required current. To avoid highpower loads, two power supplies with a voltage of 270 V are used to provide a pulse current of 240 A for 500 ms, with a load of 0.3 Ω . The line inductance is 105 μ H, which represents the inductances of the DC-bus and parasitic wiring found within the system. The test circuit diagram is shown

FIGURE 15. The steady state experimental result of SSPC with continuous current of 120 A using one channel.

FIGURE 16. Thermal images of the heatsink at: a) 120 A, b) 240 A, c) 120 A one channel, and d) and PCB at 240 A.

FIGURE 17. Turn-off process at 2 times I_{nom} (240 A).

in Fig. [6.](#page-6-1) Fig. [17](#page-10-2) shows the line current, SSPC voltage and gate drive signal when interrupting current of 240 A. The interruption of the current causes an overvoltage across the SSPC, which is clamped by the TVS devices. The average voltage is around 404 V which is like the level calculated from [\(7\)](#page-7-3) at current 240 A trip. The maximum voltage across the SSPC is limited to 470 V. The resulting in a power dissipation of equal 96.9 kW. The fault is extinguished within 160 μ s, and the estimated energy dissipation is 7.7 J.

FIGURE 18. Turn-off process at 3 times Inom (370 A).

FIGURE 19. The dissipated power of the circuit for turning off 240 A (blue) and 370 A (red).

TABLE 8. Comparative evaluation of turn-off test cases.

| Test cases | Turn-off test at at 240 A | Turn-off test at 370 A |
|--------------------------------------|------------------------------|---------------------------|
| Current/channel (A) | 240 | 370 |
| Clamping voltage V_{C1} (Avg.) (V) | 404 | 405 |
| Clamping voltage V_{C1} (Max.) (V) | 470 | 480 |
| Peak Power (kW) | 96.9 | 149.8 |
| Turn-off time (μs) | 160 | 300 |
| Dissipated energy (J) | 77 | 22.5 |

TABLE 9. SSPC specification based on the approximated parameters.

The second test was conducted at a current of 370 A (∼3 times the nominal current), which is achieved by charging a capacitor to provide the necessary current through the 105 μ H inductor for a specified turn-on time for the SSPC. The test circuit diagram for this case is shown in Fig. [12\(b\).](#page-9-0) Fig. [18](#page-10-3) shows the line current, SSPC voltage and gate drive signal when interrupting current of 370 A. The average voltage is around 405 V which is quite similar to the one calculated from [\(7\)](#page-7-3) at current 370 A trip. The maximum voltage across the SSPC is limited to 480 V and the

estimated power dissipation is 149.8 kW. The fault is resolved within 300 μ s which is slightly longer than the calculated time of 287 μ s that obtained from [\(6\)](#page-7-2) for a 370 A. It is worth noting that equation (6) considers the time necessary for the average voltage to remain at 405 V until the current reaches zero. The 13 μ s difference between the calculated and the experimental time is due to the transition time of the SSPC from its maximum voltage value of 480 V to the average clamping value of 405 V resulting in an additional delay, which is not considered in [\(6\)](#page-7-2) [\[17\]. T](#page-11-16)he estimated energy dissipation in this case is 22.5 J, which considered higher than any design in the previous research [\[29\]. F](#page-12-11)ig. [19](#page-10-4) shows the dissipated power of the circuit for turning off 240 A (blue) and 370 A (red), which obtained by multiplying the corresponding SSPC voltage and line current for each case given in Fig. [17](#page-10-2) and Fig. [18.](#page-10-3) Table [8](#page-10-5) summarizes the turn-off test cases.

Table [9](#page-10-6) provides the specifications of the SSPC unit. This includes the loss, efficiency at 270 V and 125 A, as well as the cost, weight ((Natural convection) 180ABL), power density, and volume, including both the semiconductor devices and the heatsink.

To conclude, these tests demonstrate the ability of the SSPC to interrupt current under high load conditions and disconnect it effectively. The clamping action of the TVS devices ensures that the overvoltage across the SSPC is limited, which prevents damage to the SSPC and other components in the system.

VI. CONCLUSION

This paper presents the design of a 270 V, 125 A / 250 A bidirectional DC SSPC for MEA applications. The paper provides a comprehensive explanation of the electrical design of the SSPC, highlighting the use of SiC power modules and TVS diodes in the selection process. The study involved analyzing the impact of varying the number of channels on the heatsink size, thermal resistance, and circuit temperature. Numerous factors were considered, such as conduction loss, maximum junction temperature, heatsink temperature, power density, and weight. To validate the steady-state loss and temperature rise resulting from the switches' conduction loss, both simulation studies and hardware experiments were conducted. The test cases included operation at the nominal current using one module, the nominal current using two modules in parallel and running at twice as the nominal current for a period of 2 mins as well. For the case of the nominal current, the SSPC using one module has a nominal power loss of 58 W (simulation) and 45 W (experiment). The SSPC using two parallel modules has a heat dissipation of 29 W (simulation) and 22.7 W (experiment). The difference between the simulation and experimental results is owing to the different test conditions of the ambient operating temperature which leads to different on state resistance. Moreover, the theoretical and simulated outcomes were obtained under a nominal current of 125 A, while the experimental results at 120 A due to power supply availabilities. The overvoltage protection depended on using TVS diodes. This protection circuit limits the voltage stress across the SSPCs to 480 V (as a maximum value). Furthermore, the designed SSPCs are capable of tripping at a current of 240 A and 370 A within 160 μ s and 300 μ s, respectively, for line inductance of 105 μ H. The experimental results show that the circuit can withstand high energy of 22.5 J at a breaking current of 370 A, which is higher than the counterparts in the review.

REFERENCES

- [\[1\] A](#page-0-0). Barzkar and M. Ghassemi, "Components of electrical power systems in more and all-electric aircraft: A review,'' *IEEE Trans. Transport. Electrific.*, vol. 8, no. 4, pp. 4037–4053, Dec. 2022.
- [\[2\] J](#page-0-0). Chen, C. Wang, and J. Chen, "Investigation on the selection of electric power system architecture for future more electric aircraft,'' *IEEE Trans. Transport. Electrific.*, vol. 4, no. 2, pp. 563–576, Jun. 2018.
- [\[3\] F](#page-0-0). A. Khera, C. Gerada, S. Bozhko, and P. W. Wheeler, "AC/DC converter topologies comparison for more electric aircraft applications,'' in *Proc. IEEE 7th Southern Power Electron. Conf. (SPEC)*, Dec. 2022, pp. 1–6.
- [\[4\] V](#page-0-0). Madonna, P. Giangrande, and M. Galea, ''Electrical power generation in aircraft: Review, challenges, and opportunities,'' *IEEE Trans. Transport. Electrific.*, vol. 4, no. 3, pp. 646–659, Sep. 2018.
- [\[5\] E](#page-0-0). Sayed, M. Abdalmagid, G. Pietrini, N.-M. Sa'adeh, A. D. Callegaro, C. Goldstein, and A. Emadi, ''Review of electric machines in more- /hybrid-/turbo-electric aircraft,'' *IEEE Trans. Transport. Electrific.*, vol. 7, no. 4, pp. 2976–3005, Dec. 2021.
- [\[6\] C](#page-0-0). Klumpner and F. Khera, ''Evaluation of inverter topologies for high power/medium voltage aircraft applications,'' in *Proc. 10th Int. Conf. Power Electron., Mach. Drives (PEMD)*, vol. 2020, Dec. 2020, pp. 188–193.
- [\[7\] M](#page-0-1). T. Fard, J. He, H. Huang, and Y. Cao, ''Aircraft distributed electric propulsion technologies—A review,'' *IEEE Trans. Transport. Electrific.*, vol. 8, no. 4, pp. 4067–4090, Dec. 2022.
- [\[8\] F](#page-0-2). Gao, S. Bozhko, A. Costabeber, G. Asher, and P. Wheeler, ''Control design and voltage stability analysis of a droop-controlled electrical power system for more electric aircraft,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 12, pp. 9271–9281, Dec. 2017.
- [\[9\] A](#page-0-2). Barzkar and M. Ghassemi, ''Electric power systems in more and all electric aircraft: A review,'' *IEEE Access*, vol. 8, pp. 169314–169332, 2020.
- [\[10\]](#page-0-3) P. Wheeler and S. Bozhko, "The more electric aircraft: Technology and challenges,'' *IEEE Electrific. Mag.*, vol. 2, no. 4, pp. 6–12, Dec. 2014.
- [\[11\]](#page-1-1) Y. Xu, Z. Zhang, J. Li, and Y. Yan, "Architecture analysis and optimization of high voltage DC parallel electric power system for more electric aircraft,'' in *Proc. IEEE Int. Conf. Aircr. Utility Syst. (AUS)*, Oct. 2016, pp. 244–249.
- [\[12\]](#page-1-2) D. Izquierdo, A. Barrado, C. Raga, M. Sanz, and A. Lazaro, ''Protection devices for aircraft electrical power distribution systems: State of the art,'' *IEEE Trans. Aerosp. Electron. Syst.*, vol. 47, no. 3, pp. 1538–1550, Jul. 2011.
- [\[13\]](#page-1-2) Z. Ziyue, Q. Haihong, N. Xin, F. Dafeng, and X. Huajuan, ''Status and development of overcurrent protection devices for more electric aircraft applications,'' in *Proc. IEEE 8th Int. Power Electron. Motion Control Conf. (IPEMC-ECCE Asia)*, May 2016, pp. 1951–1957.
- [\[14\]](#page-1-2) I. V. Raghavendra, S. N. Banavath, C. N. M. Ajmal, and A. Ray, ''Modular bidirectional solid-state DC circuit breaker for next-generation electric aircrafts,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 5486–5497, Oct. 2022.
- [\[15\]](#page-1-3) Z. Miao, G. Sabui, A. M. Roshandeh, and Z. J. Shen, ''Design and analysis of DC solid-state circuit breakers using SiC JFETs,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 863–873, Sep. 2016.
- [\[16\]](#page-1-3) U. Mehrotra, B. Ballard, and D. C. Hopkins, "High current medium voltage bidirectional solid state circuit breaker using SiC JFET super cascode,'' in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Oct. 2020, pp. 6049–6056.
- [\[17\]](#page-1-4) Z. Dong, R. Ren, and F. Wang, ''Development of high-power bidirectional DC solid-state power controller for aircraft applications,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 5498–5508, Oct. 2022.
- [\[18\]](#page-1-5) U. A. Khan, J.-G. Lee, F. Amir, and B.-W. Lee, "A novel model of HVDC hybrid-type superconducting circuit breaker and its performance analysis for limiting and breaking DC fault currents,'' *IEEE Trans. Appl. Supercond.*, vol. 25, no. 6, pp. 1–9, Dec. 2015.
- [\[19\]](#page-1-6) S. Zhang, G. Zou, X. Wei, C. Zhou, and K. Zhou, "Improved integrated hybrid DC circuit breaker for MTDC grid protection,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 12, pp. 4999–5003, Dec. 2022.
- [\[20\]](#page-1-7) R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, ''A review of solid-state circuit breakers,'' *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [\[21\]](#page-1-8) L. Zhang, R. Woodley, X. Song, S. Sen, X. Zhao, and A. Q. Huang, "High current medium voltage solid state circuit breaker using paralleled 15 kV SiC ETO,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2018, pp. 1706–1709.
- [\[22\]](#page-1-8) K. Tan, P. Liu, X. Ni, C. Peng, X. Song, and A. Q. Huang, "Performance evaluation of multiple Si and SiC solid state devices for circuit breaker application in 380 VDC delivery system,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2016, pp. 983–989.
- [\[23\]](#page-1-8) K. Handt, G. Griepentrog, and R. Maier, "Intelligent, compact and robust semiconductor circuit breaker based on silicon carbide devices,'' in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2008, pp. 1586–1591.
- [\[24\]](#page-1-8) Y. Ren, X. Yang, F. Zhang, F. Wang, L. M. Tolbert, and Y. Pei, ''A single gate driver based solid-state circuit breaker using series connected SiC MOSFETs,'' *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2002–2006, Mar. 2019.
- [\[25\]](#page-1-8) A. H. Chang, B. R. Sennett, A.-T. Avestruz, S. B. Leeb, and J. L. Kirtley, ''Analysis and design of DC system protection using Z-source circuit breaker,'' *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1036–1049, Feb. 2016.
- [\[26\]](#page-1-8) S. G. Savaliya and B. G. Fernandes, "Analysis and experimental validation of bidirectional Z-source DC circuit breakers,'' *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 4613–4622, Jun. 2020.
- [\[27\]](#page-1-9) W. A. Martin, C. Deng, D. Fiddiansyah, and J. C. Balda, ''Investigation of low-voltage solid-state DC breaker configurations for DC microgrid applications,'' in *Proc. IEEE Int. Telecommun. Energy Conf. (INTELEC)*, Oct. 2016, pp. 1–6.
- [\[28\]](#page-1-10) Z. J. Shen, Z. Miao, A. M. Roshandeh, P. Moens, H. Devleeschouwer, A. Salih, B. Padmanabhan, and W. Jeon, ''First experimental demonstration of solid state circuit breaker (SSCB) using 650 V GaN-based monolithic bidirectional switch,'' in *Proc. 28th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Jun. 2016, pp. 79–82.
- [\[29\]](#page-1-11) Z. Huang, T. Yang, J. Adhikari, C. Wang, Z. Wang, S. Bozhko, and P. Wheeler, ''Development of high-current solid-state power controllers for aircraft high-voltage DC network applications,'' *IEEE Access*, vol. 9, pp. 105048–105059, 2021.
- [\[30\]](#page-1-12) W. Liu and A. Q. Huang, "A novel high current solid state power controller,'' in *Proc. 31st Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Nov. 2005, p. 5.
- [\[31\]](#page-1-12) J. Adhikari, T. Yang, S. Bozhko, and P. Wheeler, "Comparative evaluation of high power solid state power controller (SSPC) with and without auxiliary over-current bypass circuit,'' in *Proc. 45th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, vol. 1, Oct. 2019, pp. 2628–2633.
- [\[32\]](#page-2-4) *Silicon Carbide CoolSiC MOSFET Modules*. Accessed: Sep. 10, 2023. [Online]. Available: https://www.infineon.com/dgdl/Infineon-Application Note_MOSFET_CoolMOS_How_to_select_the_right_CoolMOS-ANv01_00-EN.pdf?fileId=db3a304412b407950112b40acf580693
- [\[33\]](#page-3-6) Z. Wang and A. Castellazzi, "Device loss model of a fully SiC based dual active bridge considering the effect of synchronous rectification and deadtime,'' in *Proc. IEEE Southern Power Electron. Conf. (SPEC)*, Dec. 2017, pp. 1–7.
- [\[34\]](#page-7-4) *Aircraft Electrical Power Characteristics*, Standard MIL-STD-704F, 2004.
- [\[35\]](#page-7-5) *AK10-380C—AK10 Series*. Accessed: Sep. 10, 2023. [Online]. Available: https://www.littelfuse.com/products/tvs-diodes/high-power/ak10/ ak10_380c.aspx
- [\[36\]](#page-7-6) *TVS Clamping Protection Mode*. Accessed: Sep. 10, 2023. [Online]. Available: https://www.st.com/resource/en/application_note/ an316-tvs734clamping-protection-mode-stmicroelectronics.pdf
- [\[37\]](#page-8-4) Z. Dong, R. Ren, W. Zhang, F. F. Wang, and L. M. Tolbert, "Instability issue of paralleled dies in an SiC power module in solid-state circuit breaker applications,'' *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11763–11773, Oct. 2021.
- [\[38\]](#page-8-4) D. A. Molligoda, P. Chatterjee, C. J. Gajanayake, A. K. Gupta, and K. J. Tseng, ''Review of design and challenges of DC SSPC in more electric aircraft,'' in *Proc. IEEE 2nd Annu. Southern Power Electron. Conf. (SPEC)*, Dec. 2016, pp. 1–5.
- [\[39\]](#page-8-5) S. Bal, P. Chatterjee, C. J. Gajanayake, A. I. Maswood, and A. K. Gupta, ''Design considerations of bidirectional SiC based DC solid-state power controller for MEA systems,'' in *Proc. 44th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Oct. 2018, pp. 5745–5752.
- [\[40\]](#page-8-6) G. I. Rozman, J. C. Swenson, and V. M. Nguyen, "SSPC for soft start of DC link capacitor,'' U.S. Patent 8 519 686, Aug. 27, 2013.

FATMA A. KHERA received the B.Sc. and M.Sc. degrees in electrical engineering from Tanta University, Tanta, Egypt, in 2010 and 2014, respectively, and the Ph.D. degree in electrical and electronic engineering from the University of Nottingham, U.K., in 2021. She is currently a Research Fellow with the University of Nottingham. Her research interests include SiC devices and their applications, Z-source inverters, modular multilevel converters, multilevel converters, dc–dc

converters, and solid-state circuit breaker for aerospace applications. She was a recipient of the Dean of Engineering Scholarship for International Research Excellence for her Ph.D. study.

SERHIY BOZHKO (Senior Member, IEEE) received the M.Sc. and Ph.D. degrees in electromechanical systems from the National Technical University of Ukraine, Kyiv, Ukraine, in 1987 and 1994, respectively. Since 2000, he has been with the Power Electronics, Machines and Controls Research Group, University of Nottingham, Nottingham, U.K., where he is currently a Professor of aircraft electric power systems and the Director of the Institute for Aerospace Technology. He has

been leading several EU- and industry-funded projects in aircraft electric power systems, including power generation, distribution and conversion, power quality, control and stability issues, power management, optimization, advanced modeling, and simulations methods.

PAT WHEELER (Fellow, IEEE) received the B.Eng. degree (Hons.) in power electronics and the Ph.D. degree in electrical engineering for the work on matrix converters from the University of Bristol, Bristol, U.K., in 1990 and 1994, respectively. In 1993, he moved to the University of Nottingham, U.K., as a Research Assistant with the Department of Electrical and Electronic Engineering. In 1996, he became a Lecturer with the Power Electronics, Machines and Control Group,

University of Nottingham, where he has been a Full Professor, since January 2008. He is currently the Global Engagement Director with the Faculty of Engineering, the Head of the Power Electronics, Machines and Control Research Group, and the Director of the University of Nottingham's Institute of Aerospace Technology. He was the Head of the Department of Electrical and Electronic Engineering, University of Nottingham, from 2015 to 2018. He has authored or coauthored more than 850 academic publications in leading international conferences and journals. He is a member of the IEEE PELs AdCom and the IEEE PELS Vice-President of Technical Operations.